


CSE460

Lab Assignment 1

ARMAN HOSSAIN

section: 03

spring 2021



Quartus II - D:/COURSE/CSE460 LAB FILES/LAB 1/problem_1_18101707/problem_1_18101707 - problem_1_18101707 - [Compilation Report - Flow Summary]

File Edit View Project Assignments Processing Tools Window Help

problem1_18101707

problem1_18101707.v

problem1_18101707.vwf

Simulation Report - Simulation Waveforms

Compilation Report - Flow Summary

Tasks

Flow: Compilation

Task

Compile Design

Analysis & Synthesis

Fitter (Place & Route)

Assembler (Generate program)

Classic Timing Analysis

EDA Netlist Writer

Program Device (Open Program)

Flow Summary

Compilation Report

Legal Notice

Flow Summary

Flow Settings

Flow Non-Default Global Settings

Flow Elapsed Time

Flow OS Summary

Flow Log

Analysis & Synthesis

Fitter

Assembler

Timing Analyzer

EDA Netlist Writer

Flow Status

Successful - Sun Mar 21 20:55:32 2021

Quartus II Version

8.1 Build 163 10/28/2008 SJ Web Edition

Revision Name

problem1_18101707

Top-level Entity Name

problem1_18101707

Family

FLEX10KE

Met timing requirements

Yes

Total logic elements

10 / 1,728 (< 1 %)

Total pins

17 / 102 (17 %)

Total memory bits

0 / 24,576 (0 %)

Total PLLs

0

Device

EPF10K30ETC144-1

Timing Models

Final

Type

Message

Info: *****

Info: Running Quartus II EDA Netlist Writer

Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off problem1_18101707 -c problem1_18101707

Info: Generated files "problem1_18101707.vo" and "problem1_18101707.sdo" in directory "D:/COURSE/CSE460 LAB FILES/LAB 1/problem1_18101707/simulation/custom/" for EDA simulation tool

Info: Generated files "problem1_18101707.vo" and "problem1_18101707.vso" in directory "D:/COURSE/CSE460 LAB FILES/LAB 1/problem1_18101707/timing/custom/" for EDA timing analysis tool

Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings

Info: Quartus II Full Compilation was successful. 0 errors, 7 warnings

System (7) Processing (49) Extra Info Info (42) Warning (7) Critical Warning Error Suppressed Flag

Message: 0 of 97

Location

For Help, press F1


8:55 PM 2021-03-21

Report of LAB assignment 1

#18101707
ARMAN HOSSAIN

Problem no 1

Here is the 5 bit adder subtractor block diagram which helped me to code.




Here when we perform the add operation add or sub will be low so, A and B will simply add.

But in terms of subtraction, we need to use 2's complement. In order to

achieve that, I am using XOR
to every bit of input B.

~~and~~ XOR gate simply inverts
the input and I sent a 1
as ~~carry~~ initial carry to do
2's complement.

Here in the code I am using
add or sub as the command.
If I want to add the value
I send low add or sub and if
I want to subtract the value
I would high add or sub.



Quartus II - D:/COURSE/CSE460 LAB FILES/LAB 1/problem2_18101707 - problem2_18101707 - [Compilation Report - Flow Summary]

FileEditViewProjectAssignmentsProcessingToolsWindowHelp

problem2_18101707

problem2_18101707.v

problem2_18101707.vwf

Compilation Report - Flow Summary

Simulation Report - Simulation Waveforms

Tasks

Flow: Compilation

Task

Compile Design

Analysis & Synthesis

Fitter (Place & Route)

Assembler (Generate program)

Classic Timing Analysis

EDA Netlist Writer

Program Device (Open Program)

Compilation Report

Legal Notice

Flow Summary

Flow Settings

Flow Non-Default Global Settings

Flow Elapsed Time

Flow OS Summary

Flow Log

Analysis & Synthesis

Fitter

Assembler

Timing Analyzer

EDA Netlist Writer

Flow Summary

Flow Status

Quartus II Version

Revision Name

Top-level Entity Name

Family

Met timing requirements

Total logic elements

Total pins

Total memory bits

Total PLLs

Device

Timing Models

Successful - Mon Mar 22 15:51:06 2021

8.1 Build 163 10/28/2008 SJ Web Edition

problem2_18101707

problem2_18101707

FLEX10KE

Yes

2 / 1,728 (< 1 %)

6 / 102 (6 %)

0 / 24,576 (0 %)

0

EPF10K30ETC144-1

Final

Type

Message

Info: Using vector source file "D:/COURSE/CSE460 LAB FILES/LAB 1/problem2_18101707/problem2_18101707.vwf"

Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled

Info: Simulation partitioned into 1 sub-simulations

Info: Simulation coverage is 100.00 %

Info: Number of transitions in simulation is 513

Info: Quartus II Simulator was successful. 0 errors, 0 warnings

System (6)

Processing (9)

Extra Info

Info (9)

Warning

Critical Warning

Error

Suppressed

Flag

Message: 0 of 16

Location:

Locate

For Help, press F1


NUM

Problem no 2

here, priority is $w[3] > w[6] > w[1] > w[2]$

So, In my code firstly I checked
if $w[3]$ bit is high or not
if yes ~~the~~, then I ~~print~~ assigned
11 to y. If no, then I checked
does $w[6]$ is high or not. In
this way I have checked the
priority step by step and finally
got my desired waveform.

Here, in the waveform we can
see in first 10 ns, we getting 1110 = 14
as input so since $w[3] = 1$ so output
is 11. And in 20-30 ns time frame
input is ~~0000~~ 0010 so output is 01.



Quartus II - D:/COURSE/CSE460 LAB FILES/LAB 1/problem3_18101707 - problem3_18101707 - [Compilation Report - Flow Summary]

FileEditViewProjectAssignmentsProcessingToolsWindowHelp

problem3_18101707

problem3_18101707.v

Compilation Report - Flow Summary

problem3_18101707.vwf

Simulation Report - Simulation Waveforms

Tasks

Flow: Compilation

Task

Compile Design

Analysis & Synthesis

Fitter (Place & Route)

Assembler (Generate program)

Classic Timing Analysis

EDA Netlist Writer

Program Device (Open Program)

problem3_18101707.v

Compilation Report

Legal Notice

Flow Summary

Flow Settings

Flow Non-Default Global Settings

Flow Elapsed Time

Flow OS Summary

Flow Log

Analysis & Synthesis

Fitter

Assembler

Timing Analyzer

EDA Netlist Writer

Flow Summary

Flow Status

Quartus II Version

Revision Name

Top-level Entity Name

Family

Met timing requirements

Total logic elements

Total pins

Total memory bits

Total PLLs

Device

Timing Models

Successful - Mon Mar 22 15:32:16 2021

8.1 Build 163 10/28/2008 SJ Web Edition

problem3_18101707

problem3_18101707

FLEX10KE

Yes

5 / 1,728 (< 1 %)

13 / 102 (13 %)

0 / 24,576 (0 %)

0

EPF10K30ETC144-1

Final

Type

Message

Info: Using vector source file "D:/COURSE/CSE460 LAB FILES/LAB 1/problem3_18101707/problem3_18101707.vwf"

Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled

Info: Simulation partitioned into 1 sub-simulations

Info: Simulation coverage is 100.00 %

Info: Number of transitions in simulation is 1559

Info: Quartus II Simulator was successful. 0 errors, 0 warnings

System (11)

Processing (9)

Extra Info

Info (9)

Warning

Critical Warning

Error

Suppressed

Flag


Message: 0 of 16

Location:

Locate

For Help, press F1

NUM




#18101707

Problem no3

Here, I needed to design 8 to 1 Mux

Here is the block diagram.




In the code, I have used ~~conditional~~ conditional statement to check the value of the selectors and ~~per print~~ saved the value of i on Z , which is my output.

If we look at the waveform, we see that, ~~at~~ in first 10ns. selector is 0. so the value of $i[0]$ which was 1, was re assigned to z .


Problem 4

Here, we need to design 3 to 8 Decoder.



Here, in my code, I have used case statement to check my input, and then according to the input I have assigned the value to the corresponding output pin. Furthermore, there is also a enable pin to check if the decoder is on or not.

#18101707



Quartus II - D:/COURSE/CSE460 LAB FILES/LAB 1/problem4_18101707/problem4_18101707 - problem4_18101707 - [Compilation Report - Flow Summary]

FileEditViewProjectAssignmentsProcessingToolsWindowHelp

problem4_18101707

problem4_18101707.v

problem4_18101707.vwf

Simulation Report - Simulation Waveforms

Compilation Report - Flow Summary

Tasks

Flow: Compilation

Task

Compile Design

Analysis & Synthesis

Fitter (Place & Route)

Assembler (Generate program)

Classic Timing Analysis

EDA Netlist Writer

Program Device (Open Program)

Flow Summary

Compilation Report

Legal Notice

Flow Summary

Flow Settings

Flow Non-Default Global Settings

Flow Elapsed Time

Flow OS Summary

Flow Log

Analysis & Synthesis

Fitter

Assembler

Timing Analyzer

EDA Netlist Writer

Flow Status

Successful - Mon Mar 22 15:42:29 2021

Quartus II Version

8.1 Build 163 10/28/2008 SJ Web Edition

Revision Name

problem4_18101707

Top-level Entity Name

problem4_18101707

Family

FLEX10KE

Met timing requirements

Yes

Total logic elements

8 / 1,728 (< 1 %)

Total pins

12 / 102 (12 %)

Total memory bits

0 / 24,576 (0 %)

Total PLLs

0

Device

EPF10K30ETC144-1

Timing Models

Final

Type

Message

Info: *****

Info: Running Quartus II EDA Netlist Writer

Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off problem4_18101707 -c problem4_18101707

Info: Generated files "problem4_18101707.vo" and "problem4_18101707_v.sdo" in directory "D:/COURSE/CSE460 LAB FILES/LAB 1/problem4_18101707/simulation/custom/" for EDA simulation tool

Info: Generated files "problem4_18101707.vo" and "problem4_18101707_v.sdo" in directory "D:/COURSE/CSE460 LAB FILES/LAB 1/problem4_18101707/timing/custom/" for EDA timing analysis tool

Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings

Info: Quartus II Full Compilation was successful. 0 errors, 3 warnings

System (7)

Processing (44)

Extra Info

Info (41)

Warning (3)

Critical Warning

Error

Suppressed

Flag

Message: 0 of 87


Location:

Locate

For Help, press F1

NUM

Idle



Problem 5

here first in structural circuit.

I generated a output of every gate and the finally I got my desire output.

As we ~~are~~ seeing in code every gate has it's operation then ~~at~~ gradually we reached to the output point.

However, in Behavioral part, we assigned the output in a ~~sig~~ signal line.

$$Q = A \oplus B \left(\overline{A \cdot B} + \overline{\overline{C} \cdot \overline{D}} \right) \cdot E$$

$$X = \left(\overline{A \cdot B} + \overline{\overline{C} \cdot \overline{D}} \right) \cdot E$$

and Finally, ~~we~~ I ~~assigned~~ assigned same input wave in both files to check

If the output was generating the same waveform ~~yes~~ or not.

Since it matches so we can say our code is correct.



#18101707

Quartus II - D:/COURSE/CSE460 LAB FILES/LAB 1/problem5_18101707/problem5_18101707 - problem5_18101707 - [Compilation Report - Flow Summary]

FileEditViewProjectAssignmentsProcessingToolsWindowHelp

problem5_18101707

problem5_18101707.v

problem5_18101707.vwf

Simulation Report - Simulation Waveforms

Compilation Report - Flow Summary

Tasks

Flow: Compilation

Task

Compile Design

Analysis & Synthesis

Fitter (Place & Route)

Assembler (Generate program)

Classic Timing Analysis

EDA Netlist Writer

Program Device (Open Program)

Compilation Report

Legal Notice

Flow Summary

Flow Settings

Flow Non-Default Global Settings

Flow Elapsed Time

Flow OS Summary

Flow Log

Analysis & Synthesis

Fitter

Assembler

Timing Analyzer

EDA Netlist Writer

Flow Summary

Flow Status

Quartus II Version

Revision Name

Top-level Entity Name

Family

Met timing requirements

Total logic elements

Total pins

Total memory bits

Total PLLs

Device

Timing Models

Successful - Mon Mar 22 16:06:52 2021

8.1 Build 163 10/28/2008 SJ Web Edition

problem5_18101707

problem5_18101707

FLEX10KE

Yes

3 / 1,728 (< 1 %)

7 / 102 (7 %)

0 / 24,576 (0 %)

0

EPF10K30ETC144-1

Final

Type

Message

Info: *****

Info: Running Quartus II EDA Netlist Writer

Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off problem5_18101707 -c problem5_18101707

Info: Generated files "problem5_18101707.vo" and "problem5_18101707_v.sdo" in directory "D:/COURSE/CSE460 LAB FILES/LAB 1/problem5_18101707/simulation/custom/" for EDA simulation tool

Info: Generated files "problem5_18101707.vo" and "problem5_18101707_v.sdo" in directory "D:/COURSE/CSE460 LAB FILES/LAB 1/problem5_18101707/timing/custom/" for EDA timing analysis tool

Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings

Info: Quartus II Full Compilation was successful. 0 errors, 6 warnings

System (7)

Processing (47)

Extra Info

Info (41)

Warning (6)

Critical Warning

Error

Suppressed

Flag

Message: 0 of 91


Location:


Locate

For Help, press F1

NUM

Idle





Quartus II - D:/COURSE/CSE460 LAB FILES/LAB 1/problem5b_18101707/problem5b_18101707 - problem5b_18101707 - [Compilation Report - Flow Summary]

File Edit View Project Assignments Processing Tools Window Help

problem5b_18101707

problem5b_18101707.v

problem5b_18101707.vwf

Compilation Report - Flow Summary

Simulation Report - Simulation Waveforms

Tasks

Flow: Compilation

Task

Compile Design

Analysis & Synthesis

Fitter (Place & Route)

Assembler (Generate program)

Classic Timing Analysis

EDA Netlist Writer

Program Device (Open Program)

Compilation Report

Legal Notice

Flow Summary

Flow Settings

Flow Non-Default Global Settings

Flow Elapsed Time

Flow OS Summary

Flow Log

Analysis & Synthesis

Fitter

Assembler

Timing Analyzer

EDA Netlist Writer

Flow Summary

Flow Status

Quartus II Version

Revision Name

Top-level Entity Name

Family

Met timing requirements

Total logic elements

Total pins

Total memory bits

Total PLLs

Device

Timing Models

Successful - Mon Mar 22 16:11:26 2021

8.1 Build 163 10/28/2008 SJ Web Edition

problem5b_18101707

problem5b_18101707

FLEX10KE

Yes

3 / 1,728 (< 1 %)

7 / 102 (7 %)

0 / 24,576 (0 %)

0

EPF10K30ETC144-1

Final

Type

Message

Info: *****

Info: Running Quartus II EDA Netlist Writer

Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off problem5b_18101707 -c problem5b_18101707

Info: Generated files "problem5b_18101707.vo" and "problem5b_18101707_v.sdc" in directory "D:/COURSE/CSE460 LAB FILES/LAB 1/problem5b_18101707/simulation/custom/" for EDA simulation tool

Info: Generated files "problem5b_18101707.vo" and "problem5b_18101707_v.sdc" in directory "D:/COURSE/CSE460 LAB FILES/LAB 1/problem5b_18101707/timing/custom/" for EDA timing analysis tool

Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings

Info: Quartus II Full Compilation was successful. 0 errors, 3 warnings

System (9) Processing (44) Extra Info Info (41) Warning (3) Critical Warning Error Suppressed Flag

Message: 0 of 88

Location

NUM

For Help, press F1

Quartus II - D:/COURSE/CSE460 LAB FILES/LAB 1/problem5b_18101707/problem5b_18101707 - problem5b_18101707 - [Simulation Report - Simulation Waveforms]

File Edit View Project Assignments Processing Tools Window Help

problem5b_18101707

Simulation Report

Legal Notice

Flow Summary

Flow Settings

Simulator

Summary

Settings

Simulation Waveforms

Simulation Coverage

INI Usage

Messages

problem5b_18101707.v

problem5b_18101707.vwf

Compilation Report - Flow Summary

Simulation Report - Simulation Waveforms

Tasks

Flow: Compilation

Task

Compile Design

Analysis & Synthesis

Fitter (Place & Route)

Assembler (Generate program)

Classic Timing Analysis

EDA Netlist Writer

Program Device (Open Program)

Simulation Waveforms

Simulation mode: Functional

Master Time Bar: 30.05 ns Pointer: 228 ps Interval: -29.82 ns Start: End:

	Name	Value at 30.05 ns
0	A	A 1
1	B	A 0
2	C	A 0
3	D	A 0
4	E	A 1
5	Q	A 0
6	X	A 1

0 ps

10.0 ns

20.0 ns

30.0 ns

40.0 ns

Type

Message

Info: ****

Info: Running Quartus II EDA Netlist Writer

Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off problem5b_18101707 -c problem5b_18101707

Info: Generated files "problem5b_18101707.vo" and "problem5b_18101707_v.sdo" in directory "D:/COURSE/CSE460 LAB FILES/LAB 1/problem5b_18101707/simulation/custom/" for EDA simulation tool

Info: Generated files "problem5b_18101707.vo" and "problem5b_18101707_v.sdo" in directory "D:/COURSE/CSE460 LAB FILES/LAB 1/problem5b_18101707/timing/custom/" for EDA timing analysis tool

Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings

Info: Quartus II Full Compilation was successful. 0 errors, 3 warnings

System (9) Processing (44) Extra Info Info (41) Warning (3) Critical Warning Error Suppressed Flag

Message: 0 of 88

Location:

For Help, press F1

NUM

