

Technical report

RTL:



Testbench structure



Explanation:

. FIFO.sv

Purpose: This is the main module that describes the synchronous FIFO (First-In, First-Out) design.
It includes the logic for storing data, managing read and write operations, and controlling flags
(like full and empty).

2. FIFO_if_pkg.sv

• Purpose: This file defines the interface for the FIFO. It includes signal declarations that connect the FIFO to other components, like inputs (data in, write enable) and outputs (data out, flags).

3. FIFO_assertions.sv

 Purpose: This file contains assertions that check the correctness of the FIFO's behavior during simulation. Assertions help ensure that certain conditions (like not reading from an empty FIFO) are met.

4. FIFO_seq_item.sv

• Purpose: This defines the structure of the transactions that will be sent to the FIFO. Each transaction might include data to be written or control signals.

5. FIFO_sequence.sv

• Purpose: This file contains sequences that define the order and timing of transactions. It tells the testbench when and what data to send to the FIFO for writing or reading.

6. fifo_config_obj_pkg.sv

 Purpose: This package includes configuration objects that hold parameters for the testbench, such as FIFO depth and width. These parameters can be used throughout the testbench to ensure consistency.

7. sequencer.sv

• Purpose: This file defines the sequencer, which manages the flow of transactions from the sequence to the driver. It coordinates when transactions are sent to the FIFO.

8. FIFO driver.sv

• Purpose: The driver takes transactions from the sequencer and applies them to the FIFO. It translates the sequence items into actual signal changes on the DUT (Design Under Test).

9. FIFO_monitor.sv

 Purpose: This component observes the DUT's outputs and collects data. It monitors the FIFO's behavior and can help in generating coverage data or reporting errors.

10. FIFO_agent.sv

• Purpose: The agent combines the driver, sequencer, and monitor into a single unit. It acts as a facilitator for all interactions between the testbench and the FIFO.

11. shared_pkg.sv

• Purpose: This package contains common definitions or utilities that can be shared across multiple components in your testbench. It might include types or functions that are used in various places.

12. FIFO_scoreboard.sv

• Purpose: The scoreboard checks whether the FIFO's output matches the expected results. It compares what the DUT produces with what it should produce based on the transactions sent to it.

13. fifo_coverage_pkg.sv

 Purpose: This package includes definitions for coverage collection. It specifies which scenarios (like full, empty conditions) need to be tracked to ensure that all important behaviors of the FIFO are tested.

14. FIFO_env.sv

 Purpose: This file sets up the entire test environment. It instantiates the agent, scoreboard, and any other components required for testing the FIFO.


15. FIFO_test.sv


• Purpose: This is the main test class that initializes the environment and runs the tests. It defines what tests will be executed and manages the overall testing process.

16. top.sv

• Purpose: The top module that brings everything together. It instantiates the DUT and the UVM environment, connecting them to run the entire testbench.

Results:





Name	File(Line)	Failure		
		Count	Count	
/top/DUT/FIFO_sva	_inst/assertcount_de	crement_as	sertic	on
	FIFO_assertions.sv	(58)	0	1
/top/DUT/FIFO_sva	_inst/assertcount_in	crement_as	sertic	on
	FIFO_assertions.sv	(50)	0	1
/top/DUT/FIFO_sva	_inst/assertunderflo	w_assertio	n	
	FIFO_assertions.sv	(42)	0	1
/top/DUT/FIFO_sva	_inst/assertoverflow	assertion		
	FIFO_assertions.sv	(34)	0	1
/top/DUT/FIFO sva	inst/assert almostem	pty assert	ion	
	FIFO assertions.sv	(27)	0	1
/top/DUT/FIFO sva	inst/assert almostfu	ll asserti	on	
_	FIFO assertions.sv	(20)	0	1
/top/DUT/FIFO sva	inst/assertempty_as	sertion		
_	FIFO assertions.sv		0	1
/top/DUT/FIFO sva	inst/assert full ass	ertion		
	FIFO assertions.sv		0	1
/top/sva/assert	count_decrement_assert			
	FIFO assertions.sv		0	1
/top/sva/assert	count increment assert			
	FIFO assertions.sv		0	1
/top/sva/assert	underflow assertion	(/		
	FIFO assertions.sv	(42)	0	1
/top/sva/assert	overflow assertion	(/		
	FIFO assertions.sv	(34)	0	1
/ton/sva/assert	almostempty assertion	()		_
	FIFO assertions.sv	(27)	0	1
/ton/sya/assert	almostfull_assertion	(2,)		-
	FIFO_assertions.sv	(20)	0	1
/top/sva/assert		(20)		-
	FIFO assertions.sv	(13)	0	1
/top/sva/assert		()	5	_
- cop/ sva/ asser C_	FIFO assertions.sv	(6)	0	1
/FTFO sea nkg/wri	te_sequence/body/#ublk			-
1 T. O BEd by B / MI. T	FIFO sequence.sv(3			
/FTEO sea nkg/nes	id_sequence/body/#ublk#			-
1 TI O SEd by 8/ Lea	FIFO sequence.sv(5			

COVERGROUP COVERAGE:			
overgroup	Metric	Goal	Status
TYPE /coverage pkg/FIFO coverage/cvr gp	100.0%	100	Covered
covered/total bins:	60	60	
missing/total bins:	0	60	
% Hit:	100.0%	100	
Coverpoint cvr_gp::cp_wr_en	100.0%	100	Covered
covered/total bins:	2	2	
missing/total bins:	0	2	
% Hit:	100.0%	100	
bin wr_en_0	3081	1	Covered
bin wr_en_1	7023	1	Covered
Coverpoint cvr gp::cp rd en	100.0%	100	Covered
covered/total bins:	2	2	
missing/total bins:	0	2	
% Hit:	100.0%	100	
bin rd en 0	7019	1	Covered
bin rd en 1	3085	1	Covered
Coverpoint cvr_gp::cp_underflow	100.0%	100	Covered
covered/total bins:	2	2	
missing/total bins:	0	2	
% Hit:	100.0%	100	
bin underflow 0	9960	1	Covered
bin underflow 1	144	1	Covered
Coverpoint cvr gp::cp overflow	100.0%	100	Covered
covered/total bins:	2	2	
missing/total bins:	0	2	
% Hit:	100.0%	100	
bin overflow_0	6635	1	Covered
bin overflow_1	3469	1	Covered
Coverpoint cvr_gp::cp_empty	100.0%	100	Covered
covered/total bins:	2	2	
missing/total bins:	0	2	
% Hit:	100.0%	100	
bin empty_0	9932	1	Covered
bin empty_1	172	1	Covered
Coverpoint cvr_gp::cp_full	100.0%	100	Covered
covered/total bins:	2	2	
missing/total bins:	0	2	
% Hit:	100.0%	100	

his subs[4]	2005	4	Commend		
<pre>bin auto[1] Coverpoint cvr gp::#seq item cov.almostempt</pre>	3085	1	Covered		
coverpoint cvr_gp#seq_item_cov.aimostempt	100.0%	100	Covered		
covered/total bins:	2	2	covered		
missing/total bins:	0	2		1	
% Hit:	100.0%	100		l .	
bin auto[0]	9848	1	Covered		
bin auto[1]	256	1	Covered		
Coverpoint cvr gp::#seq item cov.almostfull		1	Covered		
coverpoint cvi_gp#seq_item_cov.aimostruii	100.0%	100	Covered		
covered/total bins:	2	2	Covered		
missing/total bins:	0	2			
% Hit:	100.0%	100			
bin auto[0]	7031	1	Covered		
bin auto[1]	3073	1	Covered		
Cross cvr_gp::cross_cvr_full	100.0%	100	Covered		
covered/total bins:	6	6	Covered		
missing/total bins:	0	6			
% Hit:	100.0%	100			
bin <wr 0="" 0,full="" 0,rd="" en=""></wr>	1116	1	Covered		
bin <wr 0="" 0,rd="" 1,full="" en=""></wr>	975	1	Covered		
bin <wr 0="" 0,full="" 1,rd="" en=""></wr>	992	1	Covered		
bin <wr 0="" 1,full="" 1,rd="" en=""></wr>	2110	1	Covered		
bin <wr 0,full="" 0,rd="" 1="" en=""></wr>	990	1	Covered		
bin <wr 0,full="" 1="" 1,rd="" en=""></wr>	3921	1	Covered		
illegal bin ignore full invalid	0	-	ZERO		
Cross cvr_gp::cross_cvr_almostfull	100.0%	100	Covered		
covered/total bins:	8	8			
missing/total bins:	0	8			
% Hit:	100.0%	100			
bin <wr 0,auto[0]="" 0,rd="" en=""></wr>	1459	1	Covered		
bin <wr 0,auto[1]="" 0,rd="" en=""></wr>	647	1	Covered		
bin <wr 0,auto[0]="" 1,rd="" en=""></wr>	4580	1	Covered		
bin <wr_en_1,rd_en_0,auto[1]></wr_en_1,rd_en_0,auto[1]>	333	1	Covered		
bin <wr 0,rd="" 1,auto[0]="" en=""></wr>	559	1	Covered		
bin <wr 0,rd="" 1,auto[1]="" en=""></wr>	416	1	Covered		
bin <wr_en_1,rd_en_1,auto[0]></wr_en_1,rd_en_1,auto[0]>	433	1	Covered		
bin <wr_en_1,rd_en_1,auto[1]></wr_en_1,rd_en_1,auto[1]>	1677	1	Covered		
Cross cvr_gp::cross_cvr_empty	100.0%	100	Covered		
covered/total bins:	6	6			
missing/total bins:	0	6			
% Hit:	100.0%	100			
bin <wr_en_0,rd_en_0,empty_0></wr_en_0,rd_en_0,empty_0>	2070	1	Covered		

	FIFO_assertions Verilog	SVA	FIFO_assertions.sv(51) 2411 Covered	
/top/DUT/FIFO_sva_inst/cover_underflow	assertion			
		SVA	FIFO_assertions.sv(43) 149 Covered	
/top/DUT/FIFO_sva_inst/coveroverflow_a				
	FIFO_assertions Verilog	SVA	FIFO_assertions.sv(35) 3441 Covered	
/top/DUT/FIFO_sva_inst/coveralmostempt	y_assertion			
		SVA	FIFO_assertions.sv(28) 251 Covered	
/top/DUT/FIFO_sva_inst/coveralmostfull	_assertion			
	-	SVA	FIFO_assertions.sv(21) 3041 Covered	
/top/DUT/FIFO_sva_inst/coverempty_asse				
		SVA	FIFO_assertions.sv(14) 367 Covered	
/top/DUT/FIFO_sva_inst/coverfull_asser			12020 773 424	
	FIFO_assertions Verilog	SVA	FIFO_assertions.sv(7) 4875 Covered	
/top/sva/covercount_decrement_assertio				
	FIFO_assertions Verilog	SVA	FIFO_assertions.sv(59) 861 Covered	
/top/sva/covercount_increment_assertio	n			
	FIFO_assertions Verilog	SVA	FIFO_assertions.sv(51) 2411 Covered	
/top/sva/coverunderflow_assertion	FIFO_assertions Verilog	SVA	FIFO_assertions.sv(43) 149 Covered	
/top/sva/coveroverflow_assertion	FIFO_assertions Verilog	SVA	FIFO_assertions.sv(35) 3441 Covered	
/top/sva/coveralmostempty_assertion	FIFO_assertions Verilog	SVA	FIFO_assertions.sv(28) 251 Covered	
/top/sva/coveralmostfull_assertion	FIFO_assertions Verilog	SVA	FIFO_assertions.sv(21) 3041 Covered	
/top/sva/coverempty_assertion	FIFO_assertions Verilog	SVA	FIFO_assertions.sv(14) 367 Covered	
/top/sva/coverfull_assertion	FIFO_assertions Verilog	SVA	FIFO_assertions.sv(7) 4875 Covered	
TOTAL DIRECTIVE COVERAGE: 100.0% COVERS	: 16			
ASSERTION RESULTS:				
