



A

B

C

D



Licensed under CERN OHL v1.2 or later  
Copyright 2018 Andrew "bunnie" Huang



Title		
Size	Number	Revision
A		
Date:	10/30/2018	Sheet of
File:	F:\largework\...\pi2pci.SchDoc	Drawn By:


A

B

C

D





Layer	Name	Material	Thickness	Constant	Board Layer Stack
1	TopOverlay				
2	TopSolder	Solder Resist	0.010mm	3.5	
3	L1	Copper	0.045mm		
4	Dielectric1	FR-4	0.100mm	4.3	
5	L2	Copper	0.036mm		
6	Dielectric4	FR-4	1.200mm	4.3	
7	L5	Copper	0.036mm		
8	Dielectric5	FR-4	0.100mm	4.2	
9	L6	Copper	0.045mm		
10	BottomSolder	Solder Resist	0.010mm	3.5	
11	BottomOverlay				

Impedance control: 50 ohm = 0.1mm +/- 10%

Soldermask: green

Silkscreen: white

Finish: HASL  
except on gold  
fingers as  
indicated in  
drawing


- Nominal values used, dimensions in mm
- The mounting holes and keep-out areas around them are only required when the I/O bracket is mounted on the card directly
- Component height rule and clearance rule derived from PCI\_Express\_CEM\_r2.0.pdf, Page 84.
- Stackup is not specified in PCI\_Express\_CEM\_r2.0.pdf, nor implemented in this template.

NeTV2MVP DUT  
Rpi Connector to  
PCIe Slot Adapter

v1.0  
bunnie  
8/16

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20

© 2018 Alphasigma LLC  
Copyright: CERN DUT v1.5  
Patents: Apache 2.0  
bunnie@alphasigma.com



Edge connector bevel instructions and target board width

15u gold on fingers