Student Name: Alp Tuna Student ID: 2019400288

CMPE 240 2021 Experiment 2 Preliminary Work

Note: I have 3 verilog files → myMux.v , source.v, testbench.v

Truth Table

#	х3	x2	x1	x0	у
0	0	0	0	0	0
1	0	0	0	1	0
2	0	0	1	0	0
3	0	0	1	1	1
4	0	1	0	0	0
5	0	1	0	1	1
6	0	1	1	0	0
7	0	1	1	1	1
8	1	0	0	0	0
9	1	0	0	1	0
10	1	0	1	0	1
11	1	0	1	1	1
12	1	1	0	0	0
13	1	1	0	1	1
14	1	1	1	0	1
15	1	1	1	1	0

List of components used in the design:

- 1. 4x1 Multiplexer
- 2. AND gate
- 3. XOR gate

Student Name: Alp Tuna Student ID: 2019400288

Circuit

