









Design Rules Verification Report

Filename: D:\Altium Design Projects\FTDI_FT232R_USB_To_UART\FTDI_FT232R_USB_Tc

Warnings 0 Rule Violations 0

Warnings Total

| Rule Violations | |
|---|---|
| Clearance Constraint (Gap=6mil) (All),(All) | 0 |
| Short-Circuit Constraint (Allowed=No) (All),(All) | 0 |
| Un-Routed Net Constraint ((All)) | 0 |
| Modified Polygon (Allow modified: No), (Allow shelved: No) | 0 |
| Width Constraint (Min=10mil) (Max=10mil) (Preferred=10mil) (All) | 0 |
| Power Plane Connect Rule(Relief Connect)(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) | 0 |
| Hole Size Constraint (Min=1mil) (Max=100mil) (All) | 0 |
| Hole To Hole Clearance (Gap=10mil) (All),(All) | 0 |
| Minimum Solder Mask Sliver (Gap=6mil) (All),(All) | 0 |
| Silk To Solder Mask (Clearance=9mil) (IsPad),(All) | 0 |
| Silk to Silk (Clearance=10mil) (All),(All) | 0 |
| Net Antennae (Tolerance=0mil) (All) | 0 |
| Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All) | 0 |
| Total | 0 |

Tuesday 25 Mar 2025 9:59:38 PN. Page 1 of 1