

Delft University of Technology

Faculty of Electrical Engineering, Mathematics and Computer Science
Computer Engineering Lab
2019-2020

Computer Architecture and Organization (CAO) EE3D11

Assignment 1

Deadline Feb 18, 2025 before 08:45!

Note:

- Upload a **single file** having the name “YourFirstName-LastName-HW-1” to the corresponding assignment in Brightspace.
- When needed, the answer should be **justified**. Show clearly which theory is used to find your final answer.

Exercise [2/2/2/2/2 pts]

Assume we have two different implementations P1 and P2 of the same ISA. The total instructions is $6 \cdot 10^6$ and are divided into three classes A, B, and C as given in the next table

	Clock rate	CPI A	CPI B	CPI C
P1	2 GHz	2	3	2
P2	2.5 GHz	3	3	5

1. Assume instructions are divided into 30% of class A, 50% of Class B, and 20% of class C. Which implementation is slower?

P1: $7.5 \cdot 10^{-3}$ s

P2: $8.16 \cdot 10^{-3}$ s → slower

2. What is the weighted/global CPI for each implementation?

$\text{CPI} = \text{Clock cycles} / \text{Instruction Count} = \text{CPU Time} \times \text{Clock rate} / \text{Instruction count}$

Weighted:

- P1: 2.5
- P2: 3.4

Global:

- P1: 2.33
- P2: 3.4

3. Find the clock cycles required in both cases?

Clock cycles:

- P1: $1.62 \cdot 10^7$
- P2: $2.04 \cdot 10^7$

4. We would like to design a computer P3 to implement the same ISA and with the aim of CPU time of 5 ms. We can tune the design in order to increase the clock rate. However, this will lead to an increase of $1.2 \times$ clock cycles of each of instruction classes of P1. How much should the clock rate of P3 be?

Clock rate P3: $3.888 \cdot 10^9$

5. We would like to design another computer P4 to implement the same ISA and with the aim of CPU time of 2 ms, and in a similar way as we did in question 4. Is this feasible if we assume that lead to an increase of $1.4 \times$ clock cycles of each of instruction classes of P1? Justify your answer and explain the implications.

Assume we have two different processor implementations X and Y of the same ISA. The total number of instructions is 7×10^6 and these instructions are divided into three classes A, B, and C as given in the next table

	Clock rate	CPI A	CPI B	CPI C
X	2 GHz	2	3	2
Y	3 GHz	3	3	5

1. Assume instructions are divided into 30% of class A, 20% of Class B, and 50% of class C. Which implementation is slower?

$$\text{CPU Time} = (\text{Instruction Count} \times \text{CPI}) / \text{Clock rate}$$

$$\text{CPU Time (X)} = (2 \times 30\% + 3 \times 20\% + 2 \times 50\%) \times 7 \times 10^6 / (2 \times 10^9)$$

$$\text{CPU Time (X)} = (.60 + .60 + 1.00) \times 7 \times 10^6 / 2 \times 10^9 = 1540 / 2 \times 10^5 = 7.70 \text{ ms}$$

$$\text{CPU Time (Y)} = (3 \times 30\% + 3 \times 20\% + 5 \times 50\%) \times 7 \times 10^6 / (3 \times 10^9)$$

$$\text{CPU Time (Y)} = (.90 + .60 + 2.50) \times 7 \times 10^6 / (3 \times 10^9) = 9.33 \text{ ms}$$

Hence Y is slower than X

2. What is the weighted/global CPI for each implementation?

Weighted CPI:

$$\text{CPI (X)} = 2 \times 30\% + 3 \times 20\% + 2 \times 50\% = 2.2$$

$$\text{CPI (Y)} = 3 \times 30\% + 3 \times 20\% + 5 \times 50\% = 4$$

Global CPI:

$$\text{CPI (X)} = (2 + 3 + 2) / 3 = 2.33$$

$$\text{CPI (Y)} = (3 + 3 + 5) / 3 = 3.67$$

3. Find the clock cycles required in both cases.

$$\text{Clock cycles} = \text{Sum} (\text{CPI}_i \times \text{IC}_i)$$

$$\text{Clock cycles (X)} = 2 \times 30\% \text{ IC} + 3 \times 20\% \text{ IC} + 2 \times 50\% \text{ IC} = (.60 + .60 + 1.00) \times 7 \times 10^6 = 1.54 \times 10^7$$

$$\text{Clock cycles (Y)} = 3 \times 30\% \text{ IC} + 3 \times 20\% \text{ IC} + 5 \times 50\% \text{ IC} = (.90 + .60 + 2.50) \times 7 \times 10^6 = 2.8 \times 10^7$$

4. We would like to design a computer Z to implement the same ISA and with the aim of CPU time of 5 ms. We can tune the design in order to increase the clock rate. However, this will lead to an increase of 1.3 x clock cycles of each of instruction classes of X. How much should the clock rate of Z be?

$$\text{Clock rate(Z)} = \text{clock cycles(Z)} / \text{CPU time(Z)}$$

$$\text{CPU time (Z)} = 5 \text{ ms}$$

$$\text{Clock cycles (Z)} = 1.3 \times \text{Clock cycles (X)} = 1.3 \times 1.54 \times 10^7 = 20.02 \times 10^6$$

$$\text{Clock rate (Z)} = 20.02 \times 10^6 / (5 \times 10^{-3}) = 4 \text{ GHz}$$

5. We would like to design another computer Z' to implement the same ISA and with the aim of CPU time of 2 ms, and in a similar way as we did in question 4. Is this feasible if we assume that it leads to an increase of 1.4 x clock cycles of each of instruction classes of X? Justify your answer and explain the implications.

Applying the theory above will lead to a clock rate of more than 10.78 GHz.

Realizing CPUs with higher speed than ~ 4 GHz has been shown to be impossible due to power and thermal constraints. This is why Intel canceled the line of single core Pentium 4 around 2001.