```vhdl
library IEEE;
use IEEE.std_logic_1164.all;

entity not_gate is
      Port(a: in std_logic; o: out std_logic);
end not_gate;

architecture Dataflow of not_gate is
begin
      o <= not a;
end Dataflow;
```