

```
library IEEE;
use IEEE.std_logic_1164.all;

entity xor_gate is
    Port(a: in std_logic; b: in std_logic; o: out std_logic);
end xor_gate;

architecture Dataflow of xor_gate is
begin
    o <= a xor b;
end Dataflow;
```