```
library IEEE;
use IEEE.std_logic_1164.all;

entity nand_gate is
        Port(a: in std_logic; b: in std_logic;o: out std_logic);
end nand_gate;

architecture Dataflow of nand_gate is
begin
        o <= a nand b;
end Dataflow;</pre>
```