```
library IEEE;
use IEEE.std_logic_1164.all;
entity or_gate is
        Port(a: in std_logic; b:in std_logic; o: out std_logic);
end or_gate;

architecture Dataflow of or_gate is
begin
        o <= a or b;
end Dataflow;</pre>
```