```
library IEEE;
use IEEE.std_logic_1164.all;
entity xnor_gate is
        Port(a: in std_logic; b: in std_logic; o: out std_logic);
end xnor_gate;

architecture Dataflow of xnor_gate is
begin
        o <= a xnor b;
end Dataflow;</pre>
```