```
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all;
use IEEE.std_logic_unsigned.all;
entity d_ff is
      Port(d_in: in std_logic; clk: in std_logic; rst: in std_logic;
d_out: out std_logic);
end d_ff;
architecture Behaviorial of d_ff is
begin
      p1: process(d_in,clk,rst)
      begin
            if (rst='1') then d_out <='0';</pre>
            elsif (rising_edge(clk)) then d_out <=d_in;</pre>
            end if;
      end process p1;
end Behaviorial;
```