



CUHK
香港中文大學

Electronic
Engineering
電子工程學系



ELEG 5765 Fundamentals of Automotive Integrated Circuits

Lecture 2

Yubin ZHANG

robinzhang@link.cuhk.edu.hk



Outline

- Linux
- VCS

- Linux
- Gvim
 - Text editor for coding RTL
- VCS
 - for RTL simulation
- DVE or Verdi
 - for viewing waveform
- Design Compiler
 - for RTL compile

- Basic commands

<https://www.runoob.com/w3cnote/linux-common-command-2.html>

<https://cloud.tencent.com/developer/article/2375910>

<https://blog.csdn.net/ttrr27/article/details/135424226>

<https://blog.csdn.net/as604049322/article/details/120446586>

- Shell scripts

<https://www.runoob.com/linux/linux-shell.html>

- makefile

<https://zhaishuangdong.blog.csdn.net/article/details/106889661>

<https://blog.csdn.net/ZBraveHeart/article/details/123187908>

- <https://www.synopsys.com/zh-cn/verification/simulation/vcs.html>
- https://blog.csdn.net/Hide_in_Code/article/details/141792415
- <https://cloud.tencent.com/developer/article/2111018>
- https://blog.csdn.net/qq_39507748/article/details/115087549
- <https://blog.csdn.net/burningCky/article/details/109891288>
- https://blog.csdn.net/m0_57102661/article/details/135654223

- <https://www.synopsys.com/zh-cn/verification/debug/verdi.html>
- https://blog.csdn.net/immeatea_aun/article/details/80961258

- Linux OS for EDA tools
 - Stable, efficient, low hardware requirement and low cost
 - Case sensitive
 - Centos
- Operation in this course
 - Run command in Shell

```
command [-options] [parameter1] ...
```

- Absolute path
 - `/home/user/me/IC/course5765/project_1/RTL/top.v`
 - `/home/user/me/IC/course5765/project_1/script/run_vcs`
- Relative path
 - Relative to the current path
 - Example: `../RTL/top.v` (The path of `top.v` relative to `run_vcs`)
 - Can still work without modification when copying to other directories
 - Use relative path instead of absolute path when in file

- [command] **--help**
- **man** (manual)
 - man [command]

Command: ls



- ls (list: list the files/directories in the target path)
 - ls ../RTL
- ls **--help**

```
[root@share ~]# ls --help
Usage: ls [OPTION]... [FILE]...
List information about the FILES (the current directory by default).
Sort entries alphabetically if none of -cftuvSUX nor --sort is specified.

Mandatory arguments to long options are mandatory for short options too.
  -a, --all                do not ignore entries starting with .
  -A, --almost-all        do not list implied . and ..
      --author              with -l, print the author of each file
  -b, --escape             print C-style escapes for nongraphic characters
      --block-size=SIZE    scale sizes by SIZE before printing them; e.g.,
                          '--block-size=M' prints sizes in units of
                          1,048,576 bytes; see SIZE format below
  -B, --ignore-backups     do not list implied entries ending with ~
  -c                       with -lt: sort by, and show, ctime (time of last
                          modification of file status information);
                          with -l: show ctime and sort by name;
                          otherwise: sort by ctime, newest first
  -C                       list entries by columns
```

Command: ls



- `ls -a` # List all the files 显示所有文件（包括隐藏文件）
- `ls -al` # List the information of all files 显示所有文件详细信息
- `ls -t` # sort by modification time
- `ls -h` # print file size in human readable format (e.g., K, M, G)
- `ls *.v` # List .v files

- 1) d, -, l : directory, file, link
- 2) rwx : read, write, execute (Value 4,2,1)
- 3) 3 groups of rwx: owner, group user, other user
- 4) `chmod 744 [file.name]`

```
-rw-r--r-- 1 root root 90 Nov 23 10:26 passwd
drwxr-xr-t 2 root root 4.0K Nov 22 21:15 test
-rw-r--r-- 1 root root 276 Nov 24 10:01 user
lrwxrwxrwx 1 root root 14 Nov 6 19:18 web -> /var/www/html/
```

- pwd
 - Print Working Directory

- cd
 - Change Directory
 - Example: cd ../RTL cd ~ cd -

- mkdir
 - Make Directory
 - Example: mkdir mynewdir

- rmdir
 - Remove Directory

- **clear**
 - Clear the shell display

- **history**
 - history of command

- cp
 - Copy
 - Example: `cp -ir sourcefile ./bak/targetfile`
 - `-i` : interactive
 - `-r` : recursive

- touch
 - Create new file

- mv
 - Move

- rm
 - Remove

- **grep**
 - get regular expression
 - Search for pattern
 - Example: `grep -r keyword ./`

- **find**
 - find file
 - Example: `find ./ -name top.v`

- **which**
 - search command path
 - Example: `which vcs`

- **diff**
 - Compare files line by line
 - `diff [OPTION] FILES`

- **ps**
 - Process Select
 - Example: `ps -ef`

- **kill**
 - Kill process
 - Example: `kill -SIGKILL 434`

- df
 - Disk Free
 - Example: `df -h`

- du
 - Disk Usage
 - Example: `du -sh [directory]`

- free
 - Memory Free
 - Example: `free -m`

- [command 1] | [command 2]
- The pipe takes the output of the preceding command as the input for the later command
- Example: ls | grep keyword

- `grep keyword > searchresult.txt`
Output the result of command to a new file
- `grep keyword >> searchresult.txt`
Output the result of command appending an existing file

- Use “tab” when typing names of commands, files, directories
 - After typing the first letter, type “tab”
 - If there is only one name beginning with the given letter, “tab” will complete the full name
 - If there is more than one name beginning with the given letter, “tab” will display all the names begin with the given letter; Type the second (and third, etc., if needed) letter and then type “tab” to complete the full name
 - “tab” twice for command
- Automatic completing
- Checking


- Let's start from a simple example
<https://blog.csdn.net/burningCky/article/details/109891288>
- Try the open-source examples

```
2  module add (  
3  
4      input      [20:0]    A ,  
5      input signed [17:0]    B ,  
6  
7      output signed [22:0]    C);  
8  
9      wire signed [21:0]    A_signed;  
10  
11     assign A_signed = {1'b0,A};  
12     assign C = A_signed + B;  
13  
14     endmodule
```


Testbench File: test.v

```
1  `timescale 1ns/1ns
2
3  module test;
4
5  reg clk;
6  reg rst_n;
7
8  reg [20:0] A;
9  reg signed [17:0] B;
10
11 wire signed [22:0] C;
12
13 initial begin
14     clk = 0;
15     rst_n = 0;
16     #10;
17     rst_n = 1;
18     A = 21'b0_0000_0000_0000_1111_1111;
19     B = 18'b11_1111_1111_0000_0000;
20     #200;
21     $stop;
22
23 end
24
25 always #5 clk = ~clk;
26
27 add add_inst(
28     .A(A),
29     .B(B),
30     .C(C));
31 endmodule
```

- Design and testbench files are all in the same directory.



Run VCS



- Run VCS in the same directory as design and testbench files.
- Top file first


```
IC@IC:~/Desktop/vcs_verilog/add
File Edit View Search Terminal Help
[IC@IC add]$ vcs test.v add.v -debug all
Chronologic VCS (TM)
Version I-2014.03 -- Sat Nov 21 10:28:14 2020
Copyright (c) 1991-2014 by Synopsys Inc.
ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file 'test.v'
Parsing design file 'add.v'
Top Level Modules:
    test
TimeScale is 1 ns / 1 ns
Starting vcs inline pass...
1 module and 0 UDP read.
recompiling module test
rm -f _csrc*.so linux_scvhdl *.so pre_vcsobj *.so share_vcsobj *.so
ld -m elf_i386 -shared -o ../../simv.daidir//_csrc1.so --whole-archive _vcsobj_1
1.a --no-whole-archive
ld -m elf_i386 -shared -o ../../simv.daidir//_csrc0.so 5NrI_d.o 5NrIB_d.o SIM_l.
0
if [ -x ../simv ]; then chmod -x ../simv; fi
```

Files Generated by VCS

- Compilation
- simv



Run simv




- Run simulation
- -gui : open graph window for waveform
- DVE : waveform viewer embedded in VCS

```
IC@IC:~/Desktop/vcs_verilog/add
File Edit View Search Terminal Help
[IC@IC add]$ ./simv -gui
```

<https://blog.csdn.net/burningCky>

➤ Select file, module, signal in DVE



The screenshot displays the DVE - TopLevel.1 - [Source.1 - test: test.v] /home/IC/.../vcs_verilog/add/simv interface. The main window shows the testbench code for the 'test' module. A red box highlights the variable declarations and initializations, with the text 'testbench文件' (testbench file) written in red. Another red box highlights the variable table in the left pane, with the text 'add文件定义的端口' (add file defined ports) written in red.

testbench文件

```
1 `timescale 1ns/1ns
2
3 module test,
4
5 reg clk;
6 reg rst_n;
7
8 reg [20:0] A;
9 reg signed [17:0] B;
10
11 wire signed [22:0] C;
12
13 initial begin
14     clk = 0;
15     rst_n = 0;
16     #10;
17     rst_n = 1;
18     A = 21'b0_0000_0000_0000_1111_1111;
19     B = 18'b11_1111_1111_0000_0000;
20     #200;
21     $stop;
22 end
23
24 always #5 clk = ~clk;
25
26 add add_inst(
27     .A(A),
28     .B(B),
29     .C(C));
30 endmodule
31
```


add文件定义的端口

Variable	Value	Type
C[22:0]		Wire
clk		Reg
rst_n		Reg
A[20:0]		Reg
B[17:0]		Reg


Chronologic VCS simulator copyright 1991-2014
Contains Synopsys proprietary information.
Compiler version I-2014.03; Runtime version I-2014.03; Nov 21 10:36 2020
VCD+ Writer I-2014.03 Copyright (c) 1991-2014 by Synopsys Inc.
The file '/home/IC/Desktop/vcs_verilog/add/inter.vpd' was opened successfully.

Add to wave


- Select signals
- Add to Waves



Waveform Window in DVE



Waveform



- Step 1: Compile
 - by run VCS
 - compile source files
 - generate executable file for simulation

- Step 2: Simulate
 - by run simv generated by compilation
 - generate simulation result

- Step 3: View waveform
 - open waveform in graph window by DVE

- make compile
- make sim
- make all
- make clean

```
1  all: compile sim
2
3  compile:
4      vcs test.v add.v -debug_all
5
6  sim:
7      ./simv -gui
8
9  clean:
10     rm -r csrc DVEfiles simv.daidir *.vpd simv *.key
```

- Search engine
- <https://github.com/>
- <https://opencores.org/>
- <https://ieeexplore.ieee.org>
- <https://www.csdn.net/>
- <https://www.zhihu.com/>
- <https://bbs.eetop.cn/>

- Tiny GPU
 - <https://github.com/adam-maj/tiny-gpu>

- AccelTran
 - <https://github.com/jha-lab/acceltran>

- C906
 - <https://github.com/XUANTIE-RV/openc906>