



Electronic Engineering







ELEG 5765
Fundamentals
of Automotive
Integrated
Circuits

Lecture 3

Yubin ZHANG

robinzhang@link.cuhk.edu.hk

Lecture 3: Solenoid Driver IC



Outline

- Solenoid Driver IC
- ➤ IC Specification (PCB designer, Software designer, IC designer)
- Index Requirement

Classification of Automotive IC



From the point view of digital IC designer

- IC for Driving Automation / Assistance
 - > similar to Al IC
 - ➤ high computing capability
 - > dominantly digital
- ➤ IC for Smart Cockpit
 - > similar to mobile phone CPU
 - > powerful computing capability
 - ➤ dominantly digital + RF

Classification of Automotive IC



> MCU

- moderate to light computing capability
- dominantly digital

Dedicated Digital ASIC

- > for specific function
- > moderate to light computing capability
- digital (majority) + analog (minority)

Mixed Digital + Analog

mixed at circuit / module level


Analog IC

- ➤ e.g., sensor, ACDC, etc.
- ➤ dominantly analog

Example of Automotive IC




- Infineon TLE92466ED Six Channel Low-side solenoid driver IC
- https://www.infineon.com/cms/cn/product/power/automotive-conventional-powertrain-ics/constant-current-control-ic-for-transmission/tle92466ed/



Block Diagram

- Six channels of driver
- Power supply
- Central logic
- > SPI

Output current with desired strength by configuring via SPI interface.



Overview



- The device controls the current through inductive loads with less than 1% error. Target currents can be programmed from 0 to 1500mA with a resolution of 15 bit.
- The TLE92466ED supports dither currents up to 1800mA. The dither generator superimposes a triangular or trapezoidal waveform with programmable amplitude and frequency on the programmed current setpoint.
- The device includes the drive transistors and the current sensing resistors to minimize the number of external components.
- TLE92466ED is ISO 26262 compliant and achieves safety level ASIL C.

Features



- Six independent low side channels with integrated MOSFETs ($R_{DSon} = 115 \text{ m}\Omega$)
- <1% current control accuracy</p>
- Programmable setpoint from 0 mA to 1.5 A
- Load current including dither 1.8 A
- Current in parallel channel mode 2.7 A
- Integrated dither generator with programmable amplitude, frequency and waveform
- 15 bit current setpoint resolution
- Integrated sense resistor $R_{SHUNT} = 140 \text{ m}\Omega$
- Excellent immunity to large load supply voltage changes
- Operation down to 3.5 V at VDD pin
- 32 bit SPI with 8 bit CRC and SPI watchdog

Features



- Sophisticated protection and diagnostic functions for each channel in on and off state
 - Independent thermal shutdown for each channel
 - Diagnostic Function (Open Load, Short Circuit Ground, Overcurrent)
 - Voltage monitoring
 - Overtemperature protection
- Two independent current feedback paths with fast measurement option
- Integrated system clock with clock watchdog
- Temperature range -40°C to 175 °C
- Small power package PG-DSO-36-72
- Green Product (RoHS compliant)
- Pb-free (RoHS compliant) package
- AEC-Q100 Grade 0 qualified
- ISO 26262 Safety Element out of Context for safety requirements up to ASIL C

Advantage



- Enables ASIL D on system level
- Full temp range up to 175°C
- +/- 1% Current Accuracy over lifetime (-40°C to 150°C)
- Excellent regulation performance for step responses
- Excellent Battery Ripple Rejection
- Ease of use due to family concept with 4CH

TLE92464ED device

- Same software and package as TLE92464ED enables maximal reuse
- Scalable solution
- Integrated Power Devices
- Minimizes number of components placement, simplifies PCB layout
- Enables current limitation, slew rate control and thermal protection
- Improved Short-to-Battery performance








Table 1	Pin definition and functions		
Pin	Symbol	Function	
1	LOAD0	Output; for channel 0.	
2	FWD0	Free wheeling diode; for channel 0.	
3	GNDP0	Ground; for channel 0 power stage.	
4	GND	Ground; connect to GND.	
5	CSN	SPI chip select input; digital input: 3.3 V or 5.0 V logic levels.	
6	SCK	SPI clock input; digital input: 3.3 V or 5.0 V logic levels.	
7	SI	SPI input; digital input: 3.3 V or 5.0 V logic levels.	
8	VIO	Supply SPI Slave Out (SO) pin; connected to 3.3 V or 5.0 V supply.	
9	SO	SPI output; push pull output compatible to 3.3 V or 5.0 V logic levels.	
10	GND	Ground; signal ground. Internally connected to cooling tab.	
11	FAULTN	Status output; open drain output. In case not used, keep open.	
12	GND	Ground; signal ground. Internally connected to cooling tab.	
13	LOAD5	Output; for channel 5.	
14	FWD5	Free wheeling diode; for channel 5.	
15	GNDP5	Ground; ground connection for channel 5 power stage.	
16	GNDP1	Ground; ground connection for channel 1 power stage.	
17	FWD1	Free wheeling diode; for channel 1.	
	-		

Pin	Symbol	Function	
18	LOAD1	Output; for channel 1.	
19	LOAD2	Output; for channel 2.	
20	FWD2	Free wheeling diode; for channel 2.	
21	GNDP2	Ground; ground connection for channel 2 power stage.	
22	VBAT	Supply voltage; connected to battery voltage with reverse protection diode and filter against EMC.	
23	GND	Ground; signal ground. Internally connected to cooling tab.	
24	CLK	Clock input; Main system clock.	
25	DRV0	Direct drive input: 3.3 V or 5.0 V logical levels.	
26	RESN	Control input; digital input: 3.3 V or 5.0 V logic levels. Active low reset input.	
27	EN	Control input; digital input: 3.3 V or 5.0 V logic levels. Active high enable input.	
28	DRV1	Direct drive input: 3.3 V or 5.0 V logical levels.	
29	VDD	Supply voltage; supplies digital circuits. Connected to 5.0 V supply voltage.	
30	GND	Ground; signal ground. Internally connected to cooling tab.	
31	LOAD4	Output; for channel 4.	
32	FWD4	Free wheeling diode; for channel 4.	
33	GNDP4	Ground; for channel 4 power stage.	
34	GNDP3	Ground; for channel 3 power stage.	
35	FWD3	Free wheeling diode; for channel 3.	
36	LOAD3	Output; for channel 3.	
37	Cooling Tap	Connect externally to GND and heat sink area	

Contents



Table of contents

	Features
	Potential applications
	Product validation
	Product type & package table
	Description
	Table of contents
1	Block diagram
2	Pin configuration
3	Electrial characteristics and parameters
3.1	Absolute maximum ratings
3.1 3.1.1	Absolute maximum ratings
3.1.1 3.1.2	Absolute maximum voltage ratings
3.1.1 3.1.2 3.1.3	Absolute maximum voltage ratings
3.1.1	Absolute maximum voltage ratings Absolute maximum current ratings
3.1.1 3.1.2 3.1.3 3.1.4	Absolute maximum voltage ratings
3.1.1 3.1.2 3.1.3 3.1.4 3.2	Absolute maximum voltage ratings Absolute maximum current ratings Absolute maximum temperature ratings ESD Robustness

Contents		4.5.3	Electrical characteristics power stages
Contents			Current control
		4.6.1	TDS_Average current setpoint
		4.6.2	Integrating Current Controller (ICC)
4	Functional description	4.6.3	Electrical characteristics current control
		4.7	Dither
4.1	Power supply	4.7.1	TDS_Dither configuration
4.1.1	TDS_Power Supply	4.7.2	TDS_Dither parameter update
		4.7.3	TDS_Dither PWM synchronization
4.1.2	TDS_Voltage monitoring	4.7.4	TDS_Only ICC
4.1.3	Electrical characteristics power supply	4.7.5	TDS_Dither setpoint synchronization
4.2	Input / Output	4.7.6	TDS_Only ICC
		4.7.7	TDS_Deep dither
4.2.1	TDS_Clock	4.7.8	TDS_ICC only
4.2.2	TDS_Clock Watchdog	4.8	Direct Drive
		4.8.1	TDS_Direct Drive
4.2.3	TDS_I/O Pins	4.9	Diagnostic functions
4.2.4	Electrical characteristics I/O	4.9.1	TDS_Overview
12		4.9.2	TDS_OLGG Warring
4.3	IC Operation states	4.9.3 4.9.4	TDS_Open lead (OL)
4.3.1	TDS_IC Operation states	4.9.4	TDS_Open load (OL)
4.4	Channel modes	4.9.6	TDS_Overcurrent (OC)
	TDS_Channel Modes	4.9.7	TDS_Register/OTP ECC
4.4.1		4.9.8	TDS_Built in Self Test (BIST)
4.4.2	Channel Modes	4.9.9	Electrical characteristics diagnostic functions
4.4.3	TDS Massurament Made (4/6CHV)	4.10	Current supervision
4.4.3	TDS_Measurement Mode - (4/6CHx)	4.10.1	TDS_Independent current feedback
4.4.4	TDS_Additional Information Channel Modes	4.10.2	TDS_Average feedback values
4.5	Power stages	4.10.3	TDS_Fast measurement feedback - (6CHx)
	The state of the s	4.10.4	TDS_Sequence counter - (6CHx)
4.5.1	TDS_Channel overview - (6CHx)		TDS_Update/Freeze Mechanism
		4.10.6	TDS_lavg16, minimum/maximum current/PWM feedback.
		4.11	Protection functions
		4.11.1	TDS_Overtemperature protection
		4.11.2	TDS_Overcurrent protection
		4.11.3	Electrical characteristics protection functions

4.5.2

Contents



5	Serial peripheral interface (SPI)
5.1	Description of interface
5.1.1	TDS_General information
5.1.2	TDS_Cyclic redundancy check (CRC)
5.1.3	TDS_Timing Diagram
5.1.4	Electrical characteristics SPI interface
5.2	Description of protocol
5.2.1	TDS_Data flow
5.2.2	TDS_SPI watchdog
5.2.3	SPI frame definition
5.3	Register description
5.3.1	Overview of Register Types
5.3.2	Central registers
5.3.3	Channel registers

Current Control Waveform

