EE22005 UMH

HighRisc processor instruction set definition

Uriel Martinez-Hernandez

Introduction

This document describes the instruction set architecture (ISA) of the HighRisc processor that you are developing for your coursework.

Instruction formats

The ISA has three instruction formats (R-type, J-type and I-type) shown in the following tables.

Table 1. R-type instruction format

		Opc	ode			Dest	tination (Dest)			Sou	ırce	(Src)	/ Im	medi	ate	
Section		-														
Value		1 to	15				0 to	63			0 to 63					
Bit	15			12	11					6	5					0

Table 2. J-type instruction format

Section		Opc	code		Co	nditi	on	Offset								
Value		()		Se	See Flags			-256 to 255							
Bit	15			12	11		9	8								0

Table 3. I-type instruction format

						100	<u> </u>		01	•••							
Opcode	Imm[5]		Dest														
LIU	1		Imm[4:0]				Unchan					ıged					
LIU	0	Sign Extend Imm[4:0] Unch				nch	ange	ed									
LIL	X				S	ign E	Exten	d				Imm					
	Bit	15				11	10				6	5					0

Registers

The system has 62 general purpose registers (R0 to R61). Each is 16 bits in size. There are also two special registers as described below.

Special register: Flags

Register 62 is the Flags register (FL). This is a 5 bit register containing the ALU result flags described in table 2. Three conditions are also described in the table that are derived from the flags but not stored in the register.

Table 4. Flags and conditions

			1 able 4. Flags and conditions	
Bit	Condition	Code	Description	Essential
0	Carry	C	Set when an arithmetic function produces a carry (or	Yes
			borrow). Also used as an extra register bit in rotate	
			operations	
1	Zero	Z	Set when the result of an ALU operation is zero	Yes
2	Negative	N	Set when the result of an ALU operation is negative	Yes
3	Parity	P	Set when the number of 1 bits in the result of an ALU	Yes
			operation is even (including when no bits are set to 1)	

4	Overflow	V	Set when an ALU addition or subtraction operation	Yes
			overflows. The conditions in which this is deemed to	
			have occurred are shown in table 5	
-	No carry	NC	Set when an arithmetic function doesn't produce a	
			carry (or borrow). Rotate operations affect this flag	
-	Not zero	NZ	Set when the result of an ALU operation is not zero	
-	Always	A	Always set	

Table 5. Overflow flag conditions based on the most significant bit (MSB) of each or the ALU

inputs and outputs

inputs and	r outputs		
	Add	ition	
Dest	Src	Result	
MSB	MSB	MSB	V flag
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	0

	Subtra	action	
Dest	Src	Result	
MSB	MSB	MSB	V flag
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	0

Special register: Program Counter

Register 63 is the Program Counter (PC) which stores the address of the currently executing instruction.

Instructions

The list of instructions that can be executed by the HighRisc processor are shown in Table 6.

Table 6. Instructions of the HighRisc processor

Opcode Value	Name	Description	Flags Affected	ALU operation?
0	JR	Changes the PC by the <i>offset</i> if the <i>condition</i> flag is set		No
1	LOAD	Loads register <i>Dest</i> with the value at the address in		No
		data memory given by register Src.		
2	STORE	Copies the value in register <i>Src</i> to the address in data memory given by register <i>Dest</i> .		No
3	MOVE	Copies the content of register <i>Src</i> to register <i>Dest</i> .		Yes
4	NAND	Sets register <i>Dest</i> to the bitwise logical NAND of the		Yes
		contents of registers <i>Dest</i> and <i>Src</i> .		
5	NOR	Sets register <i>Dest</i> to the bitwise logical NOR of the		Yes
		contents of registers <i>Dest</i> and <i>Src</i> .		

EE22005 UMH

DOI			T 7
KOL	_	C.	Yes
	<u> </u>		
	1 -		
	significant bit of <i>Src</i> .		
ROR		C	Yes
	_ ·		
	significant bit of <i>Dest</i> to the value in the <i>C</i> flag.		
	Following this operation, the C flag contains the least		
	significant bit of <i>Src</i> .		
LIL	Sets the contents of register <i>Dest</i> to a sign extended		Yes
	copy of the immediate value.		
LIU	Sets the upper bits of register <i>Dest</i> based upon the		Yes
	immediate value as shown in table 5.		
ADC	Sets the value of register <i>Dest</i> to be the sum of <i>Src</i> ,	CZN	Yes
	Dest and the C flag. All flags are set according to the	VP	
	result.		
SUB	Sets the value of register <i>Dest</i> to $Dest - (Src + C)$ flag.	CZN	Yes
	All flags are set according to the result.	VP	
DIV		ZNP	Yes
MOD		ZNP	Yes
	1		
MUL		ZNP	Yes
	1		
MUH		ZNP	Yes
_	signed integer product <i>Dest</i> x <i>Src</i> .		
	LIU ADC SUB DIV MOD	first shifted the value left by 1 bit and sets the least significant bit of <i>Dest</i> to the value in the <i>C</i> flag. Following this operation, the <i>C</i> flag contains the most significant bit of <i>Src</i> . ROR Sets register <i>Dest</i> to the contents of register <i>Src</i> having first shifted the value right by 1 bit and sets the most significant bit of <i>Dest</i> to the value in the <i>C</i> flag. Following this operation, the <i>C</i> flag contains the least significant bit of <i>Src</i> . LIL Sets the contents of register <i>Dest</i> to a sign extended copy of the immediate value. LIU Sets the upper bits of register <i>Dest</i> based upon the immediate value as shown in table 5. ADC Sets the value of register <i>Dest</i> to be the sum of <i>Src</i> , <i>Dest</i> and the <i>C</i> flag. All flags are set according to the result. SUB Sets the value of register <i>Dest</i> to <i>Dest</i> – (<i>Src</i> + <i>C</i>) flag. All flags are set according to the result. DIV Sets the value of register <i>Dest</i> to the result of a signed integer division <i>Dest</i> / <i>Src</i> . MOD Sets the value of register <i>Dest</i> to the remainder of the signed integer division <i>Dest</i> / <i>Src</i> . MUL Sets the value of register <i>Dest</i> to the low half of the signed integer product <i>Dest</i> x <i>Src</i> . MUH Sets the value of register <i>Dest</i> to the high half of the	first shifted the value left by 1 bit and sets the least significant bit of <i>Dest</i> to the value in the <i>C</i> flag. Following this operation, the <i>C</i> flag contains the most significant bit of <i>Src</i> . ROR Sets register <i>Dest</i> to the contents of register <i>Src</i> having first shifted the value right by 1 bit and sets the most significant bit of <i>Dest</i> to the value in the <i>C</i> flag. Following this operation, the <i>C</i> flag contains the least significant bit of <i>Src</i> . LIL Sets the contents of register <i>Dest</i> to a sign extended copy of the immediate value. LIU Sets the upper bits of register <i>Dest</i> based upon the immediate value as shown in table 5. ADC Sets the value of register <i>Dest</i> to be the sum of <i>Src</i> , <i>Dest</i> and the <i>C</i> flag. All flags are set according to the result. SUB Sets the value of register <i>Dest</i> to <i>Dest</i> – (<i>Src</i> + <i>C</i>) flag. All flags are set according to the result. VP DIV Sets the value of register <i>Dest</i> to the result of a signed integer division <i>Dest</i> / <i>Src</i> . MOD Sets the value of register <i>Dest</i> to the remainder of the signed integer division <i>Dest</i> / <i>Src</i> . MUL Sets the value of register <i>Dest</i> to the low half of the signed integer product <i>Dest</i> x <i>Src</i> . MUH Sets the value of register <i>Dest</i> to the high half of the