

HighRisc processor instruction set definition

Uriel Martinez-Hernandez

Introduction

This document describes the instruction set architecture (ISA) of the HighRisc processor that you are developing for your coursework.

Instruction formats

The ISA has three instruction formats (R-type, J-type and I-type) shown in the following tables.

Table 1. R-type instruction format

Section	Opcode				Destination (Dest)						Source (Src) / Immediate					
Value	1 to 15				0 to 63						0 to 63					
Bit	15			12	11					6	5					0

Table 2. J-type instruction format

Section	Opcode				Condition		Offset								
Value	0				See Flags		-256 to 255								
Bit	15			12	11		9	8							0

Table 3. I-type instruction format

Opcode	Imm[5]	Dest																
LIU	1	Imm[4:0]					Unchanged											
LIU	0	Sign Extend					Imm[4:0]				Unchanged							
LIL	X	Sign Extend										Imm						
	Bit	15					11	10				6	5					0

Registers

The system has 62 general purpose registers (R0 to R61). Each is 16 bits in size. There are also two special registers as described below.

Special register: Flags

Register 62 is the Flags register (FL). This is a 5 bit register containing the ALU result flags described in table 2. Three conditions are also described in the table that are derived from the flags but not stored in the register.

Table 4. Flags and conditions

Bit	Condition	Code	Description	Essential
0	Carry	C	Set when an arithmetic function produces a carry (or borrow). Also used as an extra register bit in rotate operations	Yes
1	Zero	Z	Set when the result of an ALU operation is zero	Yes
2	Negative	N	Set when the result of an ALU operation is negative	Yes
3	Parity	P	Set when the number of 1 bits in the result of an ALU operation is even (including when no bits are set to 1)	Yes

4	Overflow	V	Set when an ALU addition or subtraction operation overflows. The conditions in which this is deemed to have occurred are shown in table 5	Yes
-	No carry	NC	Set when an arithmetic function doesn't produce a carry (or borrow). Rotate operations affect this flag	
-	Not zero	NZ	Set when the result of an ALU operation is not zero	
-	Always	A	Always set	

Table 5. Overflow flag conditions based on the most significant bit (MSB) of each of the ALU inputs and outputs

Addition				Subtraction			
Dest MSB	Src MSB	Result MSB	V flag	Dest MSB	Src MSB	Result MSB	V flag
0	0	0	0	0	0	0	0
0	0	1	1	0	0	1	0
0	1	0	0	0	1	0	0
0	1	1	0	0	1	1	1
1	0	0	0	1	0	0	1
1	0	1	0	1	0	1	0
1	1	0	1	1	1	0	0
1	1	1	0	1	1	1	0

Special register: Program Counter

Register 63 is the Program Counter (PC) which stores the address of the currently executing instruction.

Instructions

The list of instructions that can be executed by the HighRisc processor are shown in Table 6.

Table 6. Instructions of the HighRisc processor

Opcode Value	Name	Description	Flags Affected	ALU operation?
0	JR	Changes the PC by the <i>offset</i> if the <i>condition</i> flag is set		No
1	LOAD	Loads register <i>Dest</i> with the value at the address in data memory given by register <i>Src</i> .		No
2	STORE	Copies the value in register <i>Src</i> to the address in data memory given by register <i>Dest</i> .		No
3	MOVE	Copies the content of register <i>Src</i> to register <i>Dest</i> .		Yes
4	NAND	Sets register <i>Dest</i> to the bitwise logical NAND of the contents of registers <i>Dest</i> and <i>Src</i> .		Yes
5	NOR	Sets register <i>Dest</i> to the bitwise logical NOR of the contents of registers <i>Dest</i> and <i>Src</i> .		Yes

6	ROL	Sets register <i>Dest</i> to the contents of register <i>Src</i> having first shifted the value left by 1 bit and sets the least significant bit of <i>Dest</i> to the value in the <i>C</i> flag. Following this operation, the <i>C</i> flag contains the most significant bit of <i>Src</i> .	C	Yes
7	ROR	Sets register <i>Dest</i> to the contents of register <i>Src</i> having first shifted the value right by 1 bit and sets the most significant bit of <i>Dest</i> to the value in the <i>C</i> flag. Following this operation, the <i>C</i> flag contains the least significant bit of <i>Src</i> .	C	Yes
8	LIL	Sets the contents of register <i>Dest</i> to a sign extended copy of the immediate value.		Yes
9	LIU	Sets the upper bits of register <i>Dest</i> based upon the immediate value as shown in table 5.		Yes
10	ADC	Sets the value of register <i>Dest</i> to be the sum of <i>Src</i> , <i>Dest</i> and the <i>C</i> flag. All flags are set according to the result.	CZN VP	Yes
11	SUB	Sets the value of register <i>Dest</i> to $Dest - (Src + C)$ flag. All flags are set according to the result.	CZN VP	Yes
12	DIV	Sets the value of register <i>Dest</i> to the result of a signed integer division $Dest / Src$.	ZNP	Yes
13	MOD	Sets the value of register <i>Dest</i> to the remainder of the signed integer division $Dest / Src$.	ZNP	Yes
14	MUL	Sets the value of register <i>Dest</i> to the low half of the signed integer product $Dest \times Src$.	ZNP	Yes
15	MUH	Sets the value of register <i>Dest</i> to the high half of the signed integer product $Dest \times Src$.	ZNP	Yes