



TRABAJO VHDL SED 2023/2024: CRONÓMETRO Grupo 6

Realizado por:

Javier Robinat Cuiñas 55430

Fernando Marín Raez 54724

Álvaro Rico García 55425

Repositorio Github: https://github.com/Alvarorico/Crono/tree/main

Índice

ntroducción	2
nstrucciones generales	2
Diagrama general	3
Estrategias y algoritmos	3
Descripción VHDL de los bloques funcionales	4
Gestor de entradas:	4
Sincronizador:	4
Detector de flancos:	5
Descripción VHDL del gestor de entradas:	6
Modo cronómetro:	8
Preescaler:	8
Entidad modo cronómetro:	9
Modo temporizador: 1	l1
Máquina de Estados: 1	L4
Demux:	L6
Displays:	16
Entidad Top:	20
Simulaciones	28
Simulación del gestor de entradas:	28
Simulación displays:3	30
Constrains	1

Introducción

El objetivo del trabajo es realizar un cronómetro y un temporizador utilizando VHDL como lenguaje de descripción Hardware e implementarlo en una FPGA Nexys DDR4.


Las entradas del diseño serán los propios botones de la placa. Debido a la cantidad de ruido que pueden generar, se implementará un sincronizador para reducir el ruido y evitar los rebotes que se pudiesen generar.

A través de 4 de los 8 dispalys de 7 segmentos se mostrará el tiempo transcurrido, de forma ascendente en el modo cronómetro y descendente en el modo temporizador, desde el momento en el que se haya pulsado el botón "Start".

Por otro lado, en los 4 displays restantes se mostrará permanentemente "C---"o "t---"en función del modo en el que se encuentre.

Instrucciones generales


Interfaz:



Displays		
1	Unidades de segundo	
2	Decenas de segundo	
3	Unidades de minuto	
4	Decenas de minuto	

Botonera		
B_U	RESET	
B_D	CAMBIO DE MODO	
B_R	PAUSA	
B_I	START	
B_C	-	

Diagrama general



Estrategias y algoritmos

Para una correcta organización del proyecto, nos repartimos roles para que la forma de trabajar fuese más eficiente.

- -Programadores: Álvaro Rico García y Javier Robinat Cuiñas
- -Arquitecto y responsable del correcto funcionamiento: Fernando Marín Raez

Una vez asignados los roles, para el desarrollo del trabajo se plantea una metodología Top-Down que consiste en la división del proyecto en bloques hasta llegar a las partes más sencillas.

En primer lugar, se realizará el gestor de entradas, que a través de un detector de flancos y un sincronizador por cada entrada, dará como resultado una señal con mayor inmunidad al ruido.

Después, se realizarán el cronometro y el temporizador de forma separada, una vez comprobado su correcto funcionamiento por separado en la placa, se implementarán mediante una máquina de estados y usando un demultiplexor para combinarlos.

Por último, se creará el módulo Top que contendrá todo el trabajo con todo perfectamente sincronizado y agrupado.

Descripción VHDL de los bloques funcionales

Gestor de entradas:

Como se ha mencionado en el apartado anterior el gestor de entradas contará con un detector de flancos y un sincronizador por entrada.

Sincronizador:

```
1 | library IEEE;
 2 use IEEE.STD LOGIC 1164.ALL;
 4 - entity SINCRONIZADOR is
      port (
         CLK : in std_logic;
ASYNC_IN : in std_logic;
         SYNC OUT : out std logic
      );
 9
10 \(\hat{\text{\text{o}}}\) end SINCRONIZADOR;
12 
architecture BEHAVIORAL of SINCRONIZADOR is
13 signal sreg : std logic vector(1 downto 0);
16 process (CLK)
         begin
17
17 | Begin

18 | if rising_edge(CLK) then

19 | sync_out <= sreg(1);

20 | sreg <= sreg(0) & asy

21 | end if;

22 | end process;
                     sreg <= sreg(0) & async in;</pre>
23 @ end BEHAVIORAL;
24
```

Detector de flancos:

```
1 | library IEEE;
 2 | use IEEE.STD LOGIC 1164.ALL;
 3
 4 🖯 entity FLANCO is
 5 | port (
 6 CLK: in std_logic;
7 SYNC_IN: in std_logic;
8 EDGE: out std_logic
 9
     );
10 \(\hat{\rightarrow}\) end FLANCO;
11
12 Description architecture BEHAVIORAL of FLANCO is
13 signal sreg : std_logic_vector(2 downto 0);
14 | begin
15 process (CLK)
16 | begin
17 | if rising_edge(CLK) then
18 | sreg <= sreg(1 downto 0) & SYNC_IN;
19 end if;
20 end process;
21 with sreg select
22 EDGE <= '1' when "100",
23 '0' when others;
24 \(\hat{\text{d}}\) end BEHAVIORAL;
25
```

Descripción VHDL del gestor de entradas:

```
2 | library IEEE;
3 | use IEEE.STD LOGIC 1164.ALL;
5 entity Entradas is
    Port (
                   : in std logic;
           CLK
          INICIO : in std_logic; --BTNL
8
          STOP : in std_logic; --BTNR
ZERO : in std_logic; --BTNU
 9
10
          ZERO
          CAMBIO : IN STD_LOGIC; --BTND
11 :
          reset : in std_logic;
12
         INICIO_out : out std_logic;
STOP_out : out std_logic;
ZERO_out : out std_logic;
13
14
15
16
          CAMBIO out : out std logic;
          reset_out : out std logic
17
18 );
19 🖨 end Entradas;
20
21 
architecture Behavioral of Entradas is
22
      signal sync_auxINICIO : std_logic;
23
      signal sync auxSTOP: std logic;
24
25
      signal sync_auxZERO: std_logic;
26
      signal sync_auxCAMBIO: std_logic;
28
       signal sync auxReset: std logic;
31 🖯
        COMPONENT SINCRONIZADOR
32
           PORT (
33
                   async_in : IN std logic;
34
                   clk: IN std logic;
35
                   sync_out : OUT std logic
      );
36
37 🖨 END COMPONENT;
38 ¦
39 © COMPONENT FLANCO
40 i
        PORT (
                   sync_in : IN std logic;
42
                   clk: IN std logic;
                   edge : OUT std_logic
43
       );
44
45 🗀 END COMPONENT;
46
47 | begin
48 - Sincronizador1: SINCRONIZADOR
        PORT MAP (
49
50 !
         ASYNC_IN=>INICIO,
51
            CLK=>clk,
52
            SYNC_OUT=>sync_auxINICIO
53 🗇
        );
54
55 🖨
      DetectorFlanco: FLANCO
56 !
       PORT MAP (
57
         clk=>clk,
            SYNC_IN=>sync_auxINICIO,
58
59 ;
            EDGE=>INICIO_out
60 🗎 );
```

```
62 ⊖
       Sincronizador2: SINCRONIZADOR
       PORT MAP (
         ASYNC_IN=>STOP,
65
           CLK=>clk,
66
           SYNC_OUT=>sync_auxSTOP
67 🖨
        );
68
69 🖨
        DetectorFlanco2: FLANCO
70
        PORT MAP (
71
           clk=>clk,
72
           SYNC_IN=>sync_auxSTOP,
73
           EDGE=>STOP out
74 🖯
        );
75
76 🖨
       Sincronizador3: SINCRONIZADOR
77
       PORT MAP (
78
           ASYNC_IN=>ZERO,
79
            CLK=>clk,
80
            SYNC_OUT=>sync_auxZERO
81 🖨
        );
82
        DetectorFlanco3: FLANCO
83 🖯
84
       PORT MAP (
85
         clk=>clk,
86
           SYNC_IN=>sync_auxZERO,
87
           EDGE=>ZERO out
88 🖒
       );
89 !
90 🖯
        Sincronizador4: SINCRONIZADOR
91
        PORT MAP (
92
            ASYNC_IN=>reset,
93
            CLK=>clk,
94
             SYNC OUT=>sync auxReset
95 🖨
        );
96
97 🖨
        DetectorFlanco4: FLANCO
98 i
        PORT MAP (
99 !
            clk=>clk,
100
             SYNC IN=>sync auxReset,
             EDGE=>reset_out
101
102 🖯
        );
103
104 🖨
         Sincronizador5: SINCRONIZADOR
105
        PORT MAP (
106
           ASYNC IN=>CAMBIO,
107
             CLK=>clk,
108
             SYNC_OUT=>sync_auxCAMBIO
109 🖒
        );
110
111 ⊖
        DetectorFlanco5: FLANCO
112
        PORT MAP (
113
            clk=>clk,
114
             SYNC IN=>sync auxCAMBIO,
115
             EDGE=>CAMBIO_out
116 🖨
         );
117
118 \(\hat{\text{d}}\) end Behavioral;
```

Modo cronómetro:

Preescaler:

Previo a realizar el modo cronometro, es necesario introducir el componente "clk1hz" que nos proporciona una señal de 1 Hz teniendo como entrada el reloj de la placa. La operación se realiza mediante un contador.

```
1 | library IEEE;
    use IEEE.STD LOGIC 1164.ALL;
3
4 ⊖ entity clk1Hz is
       Port (
           CLK: in STD LOGIC;
            CLK_1hz : out STD_LOGIC
8 );
9 end clk1Hz;
10
11 parchitecture Behavioral of clk1Hz is
       signal temporal: STD LOGIC := '0';
13
       signal contador: integer range 0 to 49999999 := 0;
14 | begin
15 🖯 divisor_frecuencia: process (CLK) begin
16 😓
           if rising edge (CLK) then
17 ⊝
               if (contador = 49999999) then
18
                    temporal <= NOT(temporal);</pre>
19
                    contador <= 0;
20 :
                else
21
                    contador <= contador+1;
22 🖒
                end if;
23 🖨
           end if;
24 🖨
       end process;
25
26
       CLK_1hz <= temporal;
28 \(\hat{\text{d}}\) end Behavioral;
29
```

Entidad modo cronómetro:

```
2 | library IEEE;
 3 ¦
    use IEEE.STD LOGIC 1164.ALL;
   use IEEE.numeric std.all;
 5
 6 🖯 entity Crono is
   generic(
           width:positive:=3
9
           );
       Port (
10 i
11 !
            CLK : in std logic;
            display1 : out std_logic_vector(width downto 0);
12
           display2 : out std_logic_vector(width downto 0);
13
14
           display3 : out std logic vector(width downto 0);
            display4 : out std logic vector(width downto 0);
15
16
            display5 : out std logic vector(width downto 0);
17 !
           display6 : out std logic vector (width downto 0);
           display7 : out std logic vector (width downto 0);
18
           display8 : out std logic vector(width downto 0);
19 i
           Habilitar A : in std logic;
20
           Start : in std logic;
21
           Pause : in std logic;
23
           Reset : in std logic
        );
25 🖨 end Crono;
27 - architecture Behavioral of Crono is
       signal Start i : std logic :='0';
29
        signal Reset_i : std logic :='0';
30
31
       signal clk_1hz : std logic;
33 🖨
       COMPONENT clk1hz
          PORT (
35 !
                 CLK: in STD LOGIC;
                 clk_1hz : out STD LOGIC
37
                );
       END COMPONENT;
38 🗇
39
       begin
41 ⊖
        Inst_clk1hz: clk1hz
        PORT MAP (
43
           CLK => CLK,
            CLK 1hz => clk 1hz
45 🖨
        );
```

Las señales Start_i y Rset_i son los estados que habilitan la cuenta o el reinicio, por otro lado, se utiliza la señal clk_1hz para contar segundo a segundo. También, se ha instanciado el preescaler "clk1hz".

```
47 🖯
          ME : process (Habilitar A, Start, Pause, Reset)
 48
 49 🖨
              if Habilitar_A = '1' and Start = '1' and Pause = '0'then
 50
                   Start_i<='1';
 51
                   Reset i<='0';
               elsif Pause='1' then
 52
 53
                  Start i<='0';
 54
                  Reset i<='0';
 55
               elsif Reset = '1'then
                 Reset_i<='1';
 56
 57 🖒
              end if;
 58 🖨
          end process;
 59
 60 🖨
          process (clk_1hz, Start_i, Reset_i)
          subtype V is integer range 0 to 15;
 61
 62
          variable unit_sec : V :=0;
          variable unit_min : V :=0;
 63
 64
          variable dec_sec : V :=0;
 65
          variable dec_min : V :=0;
 66
          begin
 67
 68 🖯
               if Reset i='1' then
 69
                       unit_sec:=0;
 70
                       dec_sec:=0;
 71
                       unit min:=0;
 72
                       dec min:=0;
 73
               elsif rising edge(clk_1hz) and Start_i='1' then
 74
                  unit sec:=unit sec+1;
 75 🖨
                  if unit sec=10 then
 76
                   unit_sec:=0;
                   dec_sec:=dec_sec+1;
 77
 78 🖨
                       if dec_sec=6 then
 79
                           dec_sec:=0;
 80
                           unit_min:=unit_min+1;
 81 🖨
                           if unit min=10 then
 82
                                unit_min:=0;
 83 ¦
                                dec_min:=dec_min+1;
 84 🖨
                            if dec_min=9 then
 85
                               dec min:=0;
                                unit_min:=0;
 86
 87
                                dec_sec:=0;
 88
                                unit_sec:=0;
 89 🖒
                            end if:
 90 🖨
                        end if;
 91 🖨
                    end if;
 92
 93 🖒
                 end if:
 94
 95 🖨
            end if:
 96
 97
            display1 <= std logic vector(to_unsigned(unit_sec,display8'length));</pre>
 98
             display2 <= std_logic_vector(to_unsigned(dec_sec, display7'length));</pre>
99
             display3 <= std_logic_vector(to_unsigned(unit_min, display6'length));</pre>
             display4 <= std logic vector(to unsigned(dec min, display5'length));</pre>
101 🖒
        end process;
102
103 👨
         Indicador : process (Habilitar_A)
104
         begin
105 🖨
         if Habilitar_A='1' then
106
          display8<="1010";
            display7<="1100";
107
            display6<="1100";
108
109
            display5<="1100";
         end if:
111 🖨
         end process;
112
113
114 end Behavioral;
```

En las imágenes anteriores, se muestra:

1- Máquina de estados:

Máquina de estados asíncrona que tiene como condición necesaria para comenzar la cuenta las entradas de habilitación "Habilitar_A" y "Start", además de que no se esté pulsando "Pausa".

2- Process principal:

En primer lugar, se ha definido un tipo de variable entero con rango de 0 a 15 (rango de los vectores de salida de 4 bits) para obtener un código más sencillo y fácil de ejecutar. Se crean cuatro variables correspondientes con las unidades y decenas de segundos y minutos.

Teniendo la señal "Reset_i" prioritaria, después, en cada flanco de reloj se sumará un segundo, y se gestionarán los límites para que entre dentro de la normalidad.

Para terminar, se convierten las variables utilizadas en vectores de 4 bits de salida que se mostrarán en los displays 1,2,3 y 4.

3- Process secundario:

Se muestra de forma permanente "C---"en la salida mientras "Habilitar_A" esté activo.

Modo temporizador:

Está entidad sigue la misma estructura que la del modo cronómetro con la variación de:

- 1- La condición de habilitación de "Habilitar_A", se sustituye por "Habilitar_B", además de las ya explicadas en la entidad anterior.
- 2- En el process principal en vez de sumar uno, se resta.
- 3- En el process secundario se muestra "t---"y no "C---".

```
1 library IEEE;
 2 | use IEEE.STD LOGIC 1164.ALL;
   use IEEE.numeric std.all;
 4
 5 ♥ entity Inverso is
 6 | generic(
             width:positive:=3
 8
            );
       Port (
10
            CLK : in std logic;
11
            display1 : out std logic vector (width downto 0);
            display2 : out std_logic_vector(width downto 0);
12
13
            display3 : out std logic vector(width downto 0);
            display4 : out std logic vector(width downto 0);
14
15
            display5 : out std_logic_vector(width downto 0);
            display6 : out std_logic_vector(width downto 0);
16
17 :
            display7 : out std logic vector (width downto 0);
18
            display8 : out std logic vector(width downto 0);
19
            Habilitar_B : in std logic;
20
            Start : in std logic;
21
            Pause : in std logic;
22
             Reset : in std logic
23
          );
24 \(\hat{\text{d}}\) end Inverso;
26 - architecture Behavioral of Inverso is
        signal Start i : std logic :='0';
28
        signal Reset_i : std logic :='0';
29
30
        signal clk 1hz : std logic;
31
32 ⊡
        COMPONENT clk1hz
33
          PORT (
34
                  CLK: in STD LOGIC;
35 ¦
                  clk 1hz : out STD LOGIC
36
                );
37 🖒
           END COMPONENT;
38 :
39
        begin
40 🖨
        Inst_clk1hz: clk1hz
        PORT MAP (
41
42
           CTK => CTK'
43 i
            CLK 1hz => clk 1hz
44 🗎 );
```

```
46 🖨
          ME : process (Habilitar B, Start, Pause, Reset)
  47
           begin
  48 🖨
               if Habilitar B = '1' and Start = '1' and Pause = '0'then
                   Start_i<='1';
  49
                   Reset_i<='0';
 50
 51
               elsif Pause='1' then
                  Start_i<='0';
 52
                   Reset_i<='0';
 53
 54
55
               elsif Reset = '1'then
                   Reset_i<='1';
 56 A
               end if:
 57 🖒
          end process;
 58
 59 🗇
           process (clk_1hz, Start_i, Reset_i)
  60
          subtype V is integer range 0 to 15;
  61
           variable unit sec : V :=0;
  62
          variable unit min : V :=1;
 63
          variable dec_sec : V :=0;
          variable dec min : V :=0;
  64
  65
          begin
  66
  67 🖨
               if Reset i='1' then --Reset prioritario
  68
                   unit sec:=0;
 69
                   dec sec:=0;
                   unit min:=1;
 70
 71
                   dec_min:=0;
 72
               elsif rising_edge(clk_1hz) and Start_i='1' then
  73
  74 🖯
                   if unit_sec=0 then
 75
                       unit_sec:=9;
 76 🖨
                       if dec_sec=0 then
 77
                            dec sec:=5;
 78 🖨
                            if unit_min=0 then
  79
                                unit_min:=9;
  80 🖨
                                if dec min=0 then
 81
                                    dec_min:=0;
 82
 83
                                    dec_min:=dec_min-1;
 84 🖨
                                end if;
 85
                            else
 86
                                unit_min:=unit_min-1;
87 🖨
88
                    else
89
                        dec_sec:=dec_sec-1;
 90 🖨
                    end if;
91
                 else
92
                    unit_sec:=unit_sec-1;
93 🖒
                 end if;
94 🖨
            end if;
95
 96
             display1 <= std logic vector(to_unsigned(unit_sec, display8'length));</pre>
             display2 <= std_logic_vector(to_unsigned(dec_sec,display7'length));</pre>
97
98
             display3 <= std_logic_vector(to_unsigned(unit_min,display6'length));</pre>
99
             display4 <= std_logic_vector(to_unsigned(dec_min, display5'length));</pre>
100 🖨
         end process;
101
102 🖨
         Indicador : process (Habilitar_B)
103
         begin
104 🖨
         if Habilitar_B='1' then
105
            display8<="1011";
            display7<="1100";
106
107
            display6<="1100";
108
            display5<="1100";
         end if:
109 🖨
110 🖨
         end process;
111
112 \bigcirc end Behavioral;
```

Máquina de Estados:

Se trata de una máquina de Moore, ya que las salidas dependen solo del estado en el que se encuentre el sistema.

Descripción:

```
1 | library IEEE;
    use IEEE.STD LOGIC 1164.ALL;
 3
 4 - entity MaguinaEstados is
    Port (
       CLK
                   : in std logic;
 7
       Boton1
                   : in std logic;
       Boton2
                   : in std logic;
      Boton3 : in std_logic;
display1 : out std_logic_vector(3 downto 0);
display2 : out std_logic_vector(3 downto 0);
9 ¦
10
11 ¦
      display3 : out std logic vector(3 downto 0);
       display4 : out std_logic_vector(3 downto 0);
13
       display5 : out std_logic_vector(3 downto 0);
14
15
       display6 : out std_logic_vector(3 downto 0);
       display7 : out std logic vector(3 downto 0);
       display8 : out std logic vector(3 downto 0);
17 !
        Habilitar A : out std logic :='0';
       Habilitar B : out std logic :='0';
19
        Habilitar D : out std logic :='1'
21
    );
22
23 @ end MaquinaEstados;
25 
architecture Behavioral of MaquinaEstados is
     type estados is (crono_selec,tempo_selec,crono_func,tempo_func);
27
       signal actual_state, next_state:estados;
28
       signal clk 10khz : std logic;
29
30 🖯 component clk10khz
31 PORT (
32 !
      CLK: in STD LOGIC;
        clk_1hz : out STD LOGIC
33
      );
35 ← end component;
36 | begin
37 D Inst_clk10khz: clk10khz
38
     PORT MAP (
      CLK => CLK,
39
40
        clk 1hz => clk 10khz
41 🗎 );
42 🖯 Salida:process(CLK)
      begin
44 🖯 if rising_edge(CLK)then
          actual_state<=next_state;
45
      end if;
46 🖨
47 end process;
```

```
\texttt{50} \ \bigtriangledown \\ \texttt{gestionmaquinaestados:process(actual\_state,Boton1,Boton2,Boton3)}
 51
      begin
 52
        next_state<=actual_state;
 53
 54 🖨
       case (actual_state)is
        when crono_selec=>
 55 🖨
 56 ⊖
         if Boton2='1' then
 57
           next_state<=tempo_selec;
 58
          elsif Boton1='1' then
 59
           next_state<=crono_func;
 60 🖒
          end if;
 61 🖨
         when crono_func=>
         if Boton3='1' then
 62 👨
 63
           next_state<=crono_selec;
 64 🖨
          end if;
        when tempo_selec=>
 65 □
 66 🖨
         if Boton2='1' then
 67
           next_state<=crono_selec;
          elsif Boton1='1' then
 68
 69
           next_state<=tempo_func;
 70 🖒
         end if:
 71 🖯
        when tempo_func=>
 72 🖯
         if Boton3='1' then
 73
           next_state<=tempo_selec;
 74 🖨
          end if;
 75 :
        when others => next_state<=actual_state;
 76 🖨
       end case;
 77 △ end process;
 79 

□ SalidasDisplays : process (actual_state)
 80 begin
 81 🖨
       case(actual_state) is
       when crono_selec=> --"C---0000"
 82 🖵
         display1<="0000";
display2<="0000";
 83
 84
          display3<="0000";
 85
 86
          display4<="0000";
          display5<="1100";
 87
 88
           display6<="1100";
           display7<="1100";
 89
 90
          display8<="1010";
 91
          Habilitar_A<='0';
 92
           Habilitar_B<='0';
 93 🖨
           Habilitar_D<='1';
       when tempo_selec=> --"t---0000"
 94 🖯
 95
          display1<="0000";
           display2<="0000";
 96
 97
           display3<="0000";
          display4<="0000";
98
99
          display5<="1100";
          display6<="1100";
101
           display7<="1100";
           display8<="1011";
102
          Habilitar_A<='0';</pre>
103
          Habilitar_B<='0';</pre>
104
           Habilitar_D<='1';</pre>
105 🖒
106 🤛
        when crono_func=>
         Habilitar A<='1';
107
108
          Habilitar_B<='0';</pre>
109 🖨
           Habilitar_D<='0';
        when tempo_func=>
110 🖨
          Habilitar_A<='0';</pre>
111
112
          Habilitar_B<='1';</pre>
          Habilitar_D<='0';</pre>
113 🖨
114 🖨
        end case;
115 \( \text{end process;} \)
116
117 \(\hat{\rightarrow}\) end Behavioral;
```

Demux:

Es una entidad con un funcionamiento sencillo pese a su larga descripción, básicamente, en función de la entrada de habilitación que esté activada copia el valor de los vectores que corresponda en su salida.

Descripción:

```
42
1 library IEEE;
                                                                              Display7 : out std_logic_vector(3 downto 0);
    use IEEE.STD_LOGIC_1164.ALL;
                                                               43
                                                                              Display8 : out std_logic_vector(3 downto 0)
 3 ⊖ entity Demux is
                                                               44
                                                                     );
       Port (
                                                              45 A end Demux:
              Habilitar_A : in std_logic;
                                                              46 architecture Behavioral of Demux is
              Habilitar_B : in std_logic;
              Habilitar D : in std logic;
                                                              48
                                                               49 process (Habilitar A, Habilitar B, Habilitar D)
              Display1_ME : in std_logic_vector(3 downto 0); 50
                                                                       begin
              Display2_ME : in std_logic_vector(3 downto 0); 51 🖯
                                                                         if Habilitar_A='1' then
              Display3_ME : in std_logic_vector(3 downto 0);
                                                                        Display1 <= Display1_C;
11
              Display4_ME : in std_logic_vector(3 downto 0); 53
                                                                             Display2 <= Display2_C;
              Display5 ME : in std_logic_vector(3 downto 0); 53
Display6 ME : in std_logic_vector(3 downto 0); 54
                                                                           Display3 <= Display3_C;
Display4 <= Display4_C;
             Display7 ME: in std logic vector(3 downto 0); 55
Display8 ME: in std logic vector(3 downto 0); 56
15
                                                                           Display5 <= Display5_C;
Display6 <= Display6_C;
16
                                                                             Display7 <= Display7_C;
             Display1_C : in std_logic_vector(3 downto 0); 58
              Display2_C : in std_logic_vector(3 downto 0); 59
                                                                             Display8 <= Display8_C;
19
             Display3_C : in std_logic_vector(3 downto 0); 60
Display4_C : in std_logic_vector(3 downto 0); 61
                                                                            elsif Habilitar_B='1' then
                                                                            Display1 <= Display1_T;
              Display5_C : in std_logic_vector(3 downto 0); 62
                                                                             Display2 <= Display2_T;
23
              Display6_C : in std_logic_vector(3 downto 0); 63
                                                                             Display3 <= Display3_T;
24
              Display7_C : in std logic vector(3 downto 0); 64
                                                                             Display4 <= Display4_T;
             Display8_C : in std logic vector(3 downto 0); 65
                                                                            Display5 <= Display5_T;
                                                                             Display6 <= Display6_T;
             Display1_T : in std_logic_vector(3 downto 0); 67
                                                                           Display8 <= Display8_T;
                                                                             Display7 <= Display7_T;
28
             Display2_T : in std_logic_vector(3 downto 0); 68
             Display3_T : in std_logic_vector(3 downto 0); 69
29
                                                                            elsif Habilitar_D='1' then
              Display4_T : in std_logic_vector(3 downto 0); 70
                                                                            Display1 <= Display1_ME;
              Display5_T : in std_logic_vector(3 downto 0); 71
              Display6_T : in std_logic_vector(3 downto 0); 72
                                                                             Display2 <= Display2_ME;
32
                                                                             Display3 <= Display3_ME;
             Display7_T : in std_logic_vector(3 downto 0);
Display8_T : in std_logic_vector(3 downto 0);
                                                                             Display4 <= Display4_ME;
                                                                            Display5 <= Display5_ME;
                                                                             Display6 <= Display6_ME;
              Display1 : out std_logic_vector(3 downto 0);
             Display2 : out std logic vector(3 downto 0); 76
Display3 : out std logic vector(3 downto 0); 77
                                                                             Display7 <= Display7_ME;
37
                                                                             Display8 <= Display8_ME;
              Display4 : out std_logic_vector(3 downto 0); 78 🖰
                                                                         end if;
                                                              79 and process;
40
              Display5 : out std_logic_vector(3 downto 0);
              Display6 : out std logic vector(3 downto 0); 80 🖨 end Behavioral;
```

Displays:

Esta entidad contará con 8 vectores de 4 bits como entradas que se corresponderán con lo que debe mostrar cada display.

Como salidas se tiene refresh para poner a nivel alto o bajo los ánodos de cada display, y dis_exit que enviará el código que corresponda a los displays.

```
2 | library IEEE;
    use IEEE.STD_LOGIC_1164.ALL;
5 entity Displays is
    generic(
              width:positive:=3
             );
         port(
10
             CLK : in std_logic;
             display1 : in std_logic_vector(width downto 0);
             display2 : in std_logic_vector(width downto 0);
13
             display3 : in std_logic_vector(width downto 0);
             display4 : in std_logic_vector(width downto 0);
14
15
             display5 : in std_logic_vector(width downto 0);
             display6 : in std_logic_vector(width downto 0);
17
             display7 : in std_logic_vector(width downto 0);
18
             display8 : in std_logic_vector(width downto 0);
             refresh : out std_logic_vector(7 downto 0); --vector que pone a 1 el ánodo correspondiente para actualizar dis_exit : out std_logic_vector(6 downto 0) --salida de los displays
22 🖒 end Displays;
```

A continuación, se muestran las instanciaciones de los decodificadores y de un preescaler a 10kHz análogo al de 1 Hz descrito antes.

```
24 🖯 architecture Behavioral of Displays is
25
26
        signal dis1 : std logic vector(6 downto 0);
        signal dis2 : std logic vector(6 downto 0);
27
        signal dis3 : std_logic_vector(6 downto 0);
28
        signal dis4 : std_logic_vector(6 downto 0);
29
        signal dis5 : std_logic_vector(6 downto 0);
30
        signal dis6 : std_logic_vector(6 downto 0);
31
        signal dis7 : std_logic_vector(6 downto 0);
32
        signal dis8 : std_logic_vector(6 downto 0);
33
34
35
36
        signal flag : integer := 1;
37
38
        signal clk_10khz : std_logic;
39
40 🖨
        COMPONENT clk10khz
41
          PORT (
42
                  CLK: in STD LOGIC;
43
                  clk_lhz : out STD LOGIC
44
                );
45 🖨
        END COMPONENT:
46
47 🖯
      COMPONENT deco
48
          PORT (
49
                  code : IN std logic vector(3 DOWNTO 0);
50
                  led : OUT std logic vector(6 DOWNTO 0)
51
           );
52 🖨
       END COMPONENT;
```

```
54 begin
56 🖯 Inst_clk10khz: clk10khz
    PORT MAP (
       CLK => CLK,
58
59 ¦
            CLK_1hz => clk_10khz
60 🖨 );
62 - Inst_decol: deco PORT MAP (
    code => display1,
            led => dis1
65 🖨 );
66 | Inst_deco2: deco PORT MAP (
           code => display2,
68
            led => dis2
69 🖨 );
70 \ \ \Box Inst_deco3: deco PORT MAP (
71 code => display3,
           led => dis3
72
73 🗎 );
74 D Inst deco4: deco PORT MAP (
           code => display4,
           led => dis4
77 🖨 );
78 | Inst_deco5: deco PORT MAP (
    code => display5,
80 :
           led => dis5
81 ( );
82 \stackrel{\cdot}{\ominus} Inst_deco6: deco PORT MAP (
code => display6,
led => dis6
85 🖨 );
86 - Inst_deco7: deco PORT MAP (
87 | code => display7,
88 | led => dis7
89 🖨 );
90 - Inst deco8: deco PORT MAP (
91 code => display8,
           led => dis8
92
93 🖨 );
```

Se introduce una señal "flag" de tipo integer para realizar la cuenta correspondiente y actualizar los displays en orden a una frecuencia de 10 kHz.

```
96 🖨
        process (clk_10khz)
 97 ¦
         begin
 98 🖨
             if rising_edge(clk_10khz) then
 99 🖨
                 if flag=1 then
100
                    refresh(0) <= '0';
                     refresh(7 downto 1) <= "1111111";
101
                    dis_exit <= dis1;
102
103
                    flag<=2;
104 🖨
                end if;
105 🖨
                if flag=2 then
106 :
                   refresh(1) <= '0';
107
                   refresh(0) <= '1';
108
                    refresh(7 downto 2) <= "111111";
109
                    dis_exit <= dis2;
110
                    flag<=3;
111 🖨
                end if;
                if flag=3 then
112 👨
                    refresh(2) <= '0';
113
114
                    refresh(1 downto 0) <= "11";
                    refresh(7 downto 3) <= "11111";
115
116
                    dis_exit <= dis3;
117
                    flag<=4;
118 🖯
                end if;
119 🖨
                if flag=4 then
                   refresh(3) <= '0';
120
121
                    refresh(2 downto 0) <= "111";
122
                    refresh(7 downto 4) <= "1111";
                    dis_exit <= dis4;
123
124
                    flag<=5;
125 🖨
                end if;
126 🖨
                if flag=5 then
127
                    refresh(4) <= '0';
128
                   refresh(3 downto 0) <= "1111";
129
                    refresh(7 downto 5) <= "111";
130
                    dis_exit <= dis5;
131
                    flag<=6;
132 🖨
                end if;
133 🖵
                if flag=6 then
                    refresh(5) <= '0';
134
                    refresh(4 downto 0) <= "11111";
135
136
                    refresh(7 downto 6) <= "11";
137
                   dis_exit <= dis6;
138
                   flag<=7;
139 🖨
               end if;
140 🖨
               if flag=7 then
                  refresh(6) <= '0';
141
                    refresh(5 downto 0) <= "111111";
142
                   refresh(7) <= '1';
143
144
                   dis exit <= dis7;
145
                    flag<=8;
146 🖨
               end if;
147 🖯
               if flag=8 then
148
                  refresh(7) <= '0';
149
                    refresh(6 downto 0) <= "1111111";
                   dis_exit <= dis8;
150
151
                   flag<=1;
152 🖨
                end if;
153 🖨
            end if;
154
155 🖨
        end process;
156
157 \(\hat{\text{d}}\) end Behavioral;
```

Entidad Top:

En la entidad top se encuentran todas las entidades descritas anteriormente, además, se realizarán las respectivas conexiones entre ellas mediante diferentes señales.

```
library IEEE:
   use IEEE.STD LOGIC 1164.ALL;
5 entity TOP is
   Port (
               : in std_logic;
         INICIO
               : in std_logic;
                            --BTNL
         STOP
               : in std logic;
                            --BTNR
                           --BTNU
         ZERO
               : in std logic;
                            --BTND
11
        CAMBIO : in std logic;
12
         reset
               : in std logic;
         refresh : out std logic vector(7 downto 0); --vector que pone a 1 el ánodo correspondiente para actualizar
        dis_exit : out std_logic_vector(6 downto 0); --salida de los displays
        led : out std logic
17 end TOP;
19 architecture Behavioral of TOP is
20
21
          signal sync_auxINICIO: std logic;
22
          signal sync auxSTOP: std logic;
23
          signal sync auxZERO: std logic;
24
25
          signal INICIO aux: std logic;
          signal STOP aux: std logic;
27
          signal ZERO_aux: std logic;
          signal Reset aux: std logic;
28
29
          signal Cambio aux: std logic;
30
31
          signal Habilitar A : std logic;
32
          signal Habilitar B : std logic;
          signal Habilitar_D : std logic;
33
34
35
          signal dis1_aux : std logic vector(3 downto 0);
36
          signal dis2 aux : std logic vector(3 downto 0);
37
          signal dis3_aux : std logic vector(3 downto 0);
38
          signal dis4 aux : std logic vector(3 downto 0);
          signal dis5_aux : std logic vector(3 downto 0);
39
40
          signal dis6 aux : std logic vector(3 downto 0);
          signal dis7_aux : std logic vector(3 downto 0);
41
42
          signal dis8 aux : std logic vector(3 downto 0);
43
44
          signal dis1 ME: std logic vector(3 downto 0);
          signal dis2_ME : std_logic_vector(3 downto 0);
45
46
          signal dis3 ME : std logic vector(3 downto 0);
47
          signal dis4_ME : std_logic_vector(3 downto 0);
          signal dis5 ME : std logic vector (3 downto 0);
48
49
          signal dis6_ME : std logic vector(3 downto 0);
50
          signal dis7 ME : std logic vector (3 downto 0);
          signal dis8_ME : std logic vector(3 downto 0);
51
```

```
53 !
         signal dis1 C: std logic vector(3 downto 0);
         signal dis2_C : std logic vector(3 downto 0);
5.5
         signal dis3 C : std logic vector(3 downto 0);
         signal dis4 C : std logic vector(3 downto 0);
57
         signal dis5 C : std logic vector (3 downto 0);
58
         signal dis6_C : std logic vector(3 downto 0);
59
         signal dis7 C : std logic vector(3 downto 0);
         signal dis8_C : std logic vector(3 downto 0);
61
         signal dis1_T: std_logic_vector(3 downto 0);
63
         signal dis2 T : std logic vector(3 downto 0);
         signal dis3_T : std logic vector(3 downto 0);
65
         signal dis4 T : std logic vector (3 downto 0);
         signal dis5_T : std_logic_vector(3 downto 0);
67
         signal dis6 T : std logic vector(3 downto 0);
         signal dis7 T : std logic vector(3 downto 0);
69
         signal dis8_T : std logic vector(3 downto 0);
         COMPONENT Entradas
73 □
74
            PORT (
75
                 CLK : in std logic;
76
                 INICIO: in std logic;
77
                 STOP : in std logic;
78
                 ZERO : in std logic;
79
                 CAMBIO : IN STD LOGIC;
80
                 reset : in std logic;
81
                 INICIO out : out std logic;
82
                 STOP out : out std logic;
83
                 ZERO_out : out std logic;
84
                 CAMBIO out : out std logic;
85
                 reset out : out std logic
86 !
            );
87 🖨
         END COMPONENT;
89 🖃
         component MaquinaEstados
         PORT (
91
                             : in std logic;
                  CLK
92
                  Boton1
                              : in std logic;
93
                              : in std logic;
                  Boton2
94
                  Boton3
                              : in std logic;
95
                 display1
                            : out std logic vector(3 downto 0);
96
                 display2
                            : out std logic vector(3 downto 0);
97
                 display3 : out std logic vector(3 downto 0);
98
                 display4 : out std logic vector(3 downto 0);
99
                             : out std logic vector(3 downto 0);
                 display5
100
                  display6
                            : out std logic vector(3 downto 0);
101
                  display7 : out std logic vector(3 downto 0);
102
                  display8
                           : out std logic vector(3 downto 0);
103
                  Habilitar A : out std logic :='0';
104
                  Habilitar B : out std logic :='0';
105
                 Habilitar D : out std logic :='1'
106
        );
107 @ end component;
```

```
109 🖨
         COMPONENT Crono
110
             PORT (
111
                  CLK : in std logic;
112
                  display1 : out std logic vector(3 downto 0);
113
                 display2 : out std logic vector(3 downto 0);
                  display3 : out std_logic_vector(3 downto 0);
114
115
                  display4 : out std logic vector(3 downto 0);
                  display5 : out std logic vector(3 downto 0);
116
117
                  display6 : out std logic vector(3 downto 0);
118
                  display7 : out std logic vector(3 downto 0);
119
                  display8 : out std logic vector(3 downto 0);
120
                  Habilitar A : in std logic;
121
                  Start : in std logic;
122
                 Pause : in std logic;
123
                  Reset : in std logic
124
            );
125 🖯
         END COMPONENT;
127 🖯
         COMPONENT Inverso
128
             PORT (
129
                  CLK : in std logic;
130
                  display1 : out std logic vector(3 downto 0);
131
                  display2 : out std logic vector(3 downto 0);
132
                  display3 : out std logic vector(3 downto 0);
133
                  display4 : out std logic vector(3 downto 0);
134
                  display5 : out std logic vector(3 downto 0);
135
                  display6 : out std logic vector(3 downto 0);
136
                  display7 : out std logic vector(3 downto 0);
137
                  display8 : out std logic vector(3 downto 0);
                  Habilitar B : in std logic;
138
139
                  Start : in std logic;
140
                  Pause : in std logic;
141
                  Reset : in std logic
142
            );
143 🖯
         END COMPONENT;
```

```
145 © COMPONENT Demux
       PORT (
146
               Habilitar A : in std logic;
147
148
               Habilitar_B : in std logic;
149
               Habilitar D : in std logic;
150
151
               Display1 ME : in std logic vector (3 downto 0);
152
               Display2_ME : in std_logic_vector(3 downto 0);
153
               Display3 ME : in std logic vector (3 downto 0);
               Display4_ME : in std logic vector(3 downto 0);
154
155
               Display5 ME : in std logic vector(3 downto 0);
156
               Display6_ME : in std logic vector(3 downto 0);
157
               Display7 ME : in std logic vector (3 downto 0);
158
               Display8 ME : in std logic vector (3 downto 0);
159
160
               Display1 C : in std logic vector (3 downto 0);
161
               Display2 C : in std logic vector (3 downto 0);
162
               Display3 C : in std logic vector(3 downto 0);
163
               Display4 C : in std logic vector(3 downto 0);
164
               Display5 C : in std logic vector (3 downto 0);
165
               Display6 C : in std logic vector(3 downto 0);
166
               Display7 C : in std logic vector(3 downto 0);
167
               Display8 C : in std logic vector(3 downto 0);
168
169
               Display1 T : in std logic vector(3 downto 0);
170
               Display2 T : in std logic vector (3 downto 0);
               Display3 T : in std logic vector (3 downto 0);
171
172
               Display4 T : in std logic vector (3 downto 0);
173
               Display5 T : in std logic vector(3 downto 0);
174
               Display6_T : in std logic vector(3 downto 0);
175
               Display7_T : in std logic vector(3 downto 0);
176
               Display8 T : in std logic vector (3 downto 0);
177
178
               Display1 : out std logic vector(3 downto 0);
               Display2 : out std logic vector(3 downto 0);
179
180
               Display3 : out std logic vector(3 downto 0);
               Display4 : out std logic vector(3 downto 0);
181
182
               Display5 : out std logic vector(3 downto 0);
183
               Display6 : out std logic vector(3 downto 0);
184
               Display7 : out std logic vector(3 downto 0);
185
               Display8 : out std logic vector(3 downto 0)
186
     ):
187 \(\hat{\text{D}}\) END COMPONENT;
```

```
189 🖨
        COMPONENT Displays
190
            PORT (
            CLK : in std logic;
191
192
            display1 : in std logic vector(3 downto 0);
193
            display2 : in std logic vector(3 downto 0);
194
             display3 : in std logic vector(3 downto 0);
195
            display4 : in std logic vector(3 downto 0);
196
            display5 : in std logic vector(3 downto 0);
            display6 : in std logic vector(3 downto 0);
197
198
             display7 : in std logic vector(3 downto 0);
199
            display8 : in std logic vector(3 downto 0);
200
            refresh : out std logic vector(7 downto 0);
201
             dis_exit : out std logic vector(6 downto 0)
202
        END COMPONENT;
203 🗎
205 | begin
206
207 🖨
             GestorEntradas1 : Entradas PORT MAP(
208
            CLK => CLK,
209
            INICIO => INICIO,
            STOP => STOP,
210
211
            ZERO => ZERO,
212 :
            CAMBIO => CAMBIO,
213
            reset => reset,
214
            INICIO out => INICIO aux,
215
             STOP out => STOP aux,
216
             ZERO out => ZERO aux,
             CAMBIO OUT => CAMBIO AUX,
217
218
             reset_out => Reset_aux
219 🖨
        );
220
221 ⊖
        MaquinaEstados1 : MaquinaEstados
222
         PORT MAP (
223
            CLK
                        => CLK,
224
            Boton1
                       => INICIO aux,
                       => CAMBIO aux,
225
            Boton2
                       => ZERO_AUX,
226
            Boton3
            display1
227
                        => dis1 ME,
228
            display2 => dis2 ME,
229
            display3 => dis3 ME,
230
            display4 => dis4 ME,
             display5 => dis5_ME,
231
232
             display6 => dis6 ME,
233
            display7 => dis7 ME,
                      => dis8_ME,
234
            display8
235
             Habilitar A => Habilitar A,
236
            Habilitar B => Habilitar B,
237
            Habilitar_D => Habilitar_D
238 🖨
       );
```

```
240 © Crono1 : Crono PORT MAP(
241
           CLK=>clk,
           display1=>dis1_C,
242
243
           display2=>dis2_C,
           display3=>dis3 C,
245 !
           display4=>dis4 C,
           display5=>dis5_C,
246
247
           display6=>dis6_C,
248
           display7=>dis7 C,
249
           display8=>dis8_C,
           Habilitar_A=>Habilitar_A,
250
251
           Start=>INICIO aux,
252
           Pause=>STOP aux,
253
            Reset=>ZERO_aux
254 🗎 );
255
256 😓
           Inverso1 : Inverso PORT MAP(
257 !
           CLK=>clk,
258
            display1=>dis1 T,
259 i
           display2=>dis2 T,
           display3=>dis3 T,
260
261
           display4=>dis4_T,
           display5=>dis5_T,
262
           display6=>dis6_T,
263
264
           display7=>dis7 T,
           display8=>dis8_T,
265
           Habilitar_B=>Habilitar_B,
266
267
           Start=>INICIO aux,
268
           Pause=>STOP aux,
269
            Reset=>ZERO_aux
270 🖒 );
```

```
272 🖯
        DeMux1 : Demux
273
       PORT MAP (
274
             Habilitar A => Habilitar A,
             Habilitar B => Habilitar B,
275
276
             Habilitar_D => Habilitar_D,
277
278
             display1 ME => dis1 ME,
279
             display2 ME => dis2 ME,
             display3 ME => dis3 ME,
280 i
281
             display4 ME => dis4 ME,
282
             display5 ME => dis5 ME,
283
             display6 ME => dis6 ME,
284
             display7 ME => dis7 ME,
285
             display8 ME => dis8 ME,
286
             display1_C => dis1_C,
287
             display2 C => dis2 C,
             display3_C => dis3_C,
288
             display4_C => dis4_C,
289
290
             display5_C => dis5_C,
291
             display6 C => dis6 C,
             display7_C => dis7_C,
292
             display8_C => dis8_C,
293
294
295
             display1 T => dis1 T,
296
             display2 T => dis2 T,
             display3_T => dis3_T,
297
298
             display4_T => dis4_T,
             display5 T => dis5 T,
299
             display6_T => dis6_T,
300
             display7 T => dis7 T,
301
302
             display8_T => dis8_T,
303
304
             display1 => dis1_aux,
                       => dis2_aux,
305
             display2
306
             display3 => dis3 aux,
307
             display4 => dis4 aux,
308
             display5 => dis5 aux,
                       => dis6_aux,
309
             display6
310
             display7
                       => dis7 aux,
311
             display8
                       => dis8 aux
312 ( );
```

```
316 Dispalys1 : Displays PORT MAP(
317
           CLK=>clk,
318
           display1=>dis1_aux,
319
           display2=>dis2_aux,
           display3=>dis3_aux,
320
321
           display4=>dis4_aux,
322
           display5=>dis5_aux,
323
           display6=>dis6_aux,
           display7=>dis7_aux,
324
325
           display8=>dis8_aux,
326
           refresh=>refresh,
327
           dis_exit=>dis_exit
328 🗎 );
329
330 \(\hat{\rightarrow}\) end Behavioral;
```

Simulaciones

Se han realizado varios testbench, a continuación:

Simulación del gestor de entradas:

Testbench empleado:

```
2 library IEEE;
3 use IEEE com
        use IEEE.STD_LOGIC_1164.ALL;
 5 \(\phi\) entity Entradas_tb is
 6 end Entradas_tb;
 8 parchitecture tb of Entradas_tb is
           component Entradas
              Port (
                                    : in std_logic;
: in std_logic; --BTNL
                      CLK
                  INICIO
                   INICIO : in std_logic; --BTNL
STOP : in std_logic; --BTNL
ZERO : in std_logic; --BTND
CAMBIO : IN STD_LOGIC; --BTND
reset : in std_logic;
INICIO_out : out std_logic;
STOP_out : out std_logic;
ZERO_out : out std_logic;
CAMBIO_out : out std_logic;
reset_out : out std_logic;
13
16
18
19
20
21
23 🖨
           end component;
              signal CLK : std_logic;
signal TNICIO : std_logic;
signal STOF : std_logic;
signal ZERO : std_logic;
signal CAMBIO : std_logic;
signal TNICIO out : std_logic;
25
26
28
30
              signal reset : std_logic;
signal STOF_out : std_logic;
signal STOF_out : std_logic;
signal ZERO_out : std_logic;
signal CAMBIO_out : std_logic;
signal reset_out : std_logic;
31
32
33
34
35
36
               constant TbPeriod : time := 100 ns; -- EDIT Put right period here
signal TbClock : std_logic := '0';
signal TbSimEnded : std_logic := '0';
37
39
41
       BEGIN
42
43 🖯 dut : Entradas
44
              port map (CLK
                                                    => CLK,
46
                                 STOP
                                                    => STOP,
                                                    => ZERO.
47
                                 ZERO
49
50
                                 reset
                                                    => reset,
                                 INICIO out => INICIO out,
                                 STOP_out => STOP_out,
ZERO_out => ZERO_out,
CAMBIO_out => CAMBIO_out,
52
53
54 <del>|</del> 55 |
                                 reset_out => reset_out);
57
              TbClock <= not TbClock after TbPeriod/2 when TbSimEnded /= '1' else '0';
58
               -- EDIT: Check that CLK is really your main clock signal
               CLK <= TbClock;
```

```
62 ⊝
         stimuli : process
63
         begin
             -- EDIT Adapt initialization as needed
            INICIO <= '0';
65
            STOP <= '0';
ZERO <= '0';
66
67
            CAMBIO <= '0';
68
69
70 🖯
            -- Reset generation
71 🖨
             -- EDIT: Check that reset is really your re
72 ¦
            reset <= '1';
             wait for 100 ns;
74
            reset <= '0';
75
            wait for 100 ns;
76
77
            -- EDIT Add stimuli here
           INICIO <= '1';
78
79
             --wait for 100 * TbPeriod
80
            wait for 100ns;
81 ;
            STOP <= '1';
82
             --wait for 100 * TbPeriod;
83
            wait for 100ns;
            ZERO <= '1';
85
            --wait for 100 * TbPeriod;
86
            wait for 100ns;
            CAMBIO <= '1';
87
88
            --wait for 100 * TbPeriod;
89
           wait for 100ns;
            INICIO <= '0';
90
91
             --wait for 100 * TbPeriod;
92
            wait for 100ns;
            STOP <= '0';
93
94
             --wait for 100 * TbPeriod;
95
            wait for 100ns;
96
            ZERO <= '0';
            --wait for 100 * TbPeriod;
97
98
            wait for 100ns;
99
            CAMBIO <= '0';
             --wait for 100 * TbPeriod;
101
            wait for 100ns;
102 :
103
               -- Stop the clock and hence terminate the simulation
              TbSimEnded <= '1';
104
105 !
               wait;
106 🖨
           end process;
107
108 @ end tb;
```

Resultados obtenidos:



Simulación displays:

Testbench empleado:

```
1 library ieee;
2 use ieee.std_logic_1164.all;
 4 ⊖ entity Displays_tb is
 5 \(\hat{\text{o}}\) end Displays_tb;
7 architecture tb of Displays_tb is
9 🖨
       component Displays
10
           port (CLK
                                   : in std logic;
                                   : in std_logic_vector (3 downto 0);
: in std_logic_vector (3 downto 0);
11
                 display1
12
                 display2
13
                 display3
                                   : in std_logic_vector (3 downto 0);
                 display4
                                   : in std_logic_vector (3 downto 0);
                 display5
                                    : in std_logic_vector (3 downto 0);
16
                 display6
                                    : in std_logic_vector (3 downto 0);
17
                 display7
                                   : in std_logic_vector (3 downto 0);
18
                 display8
                                   : in std_logic_vector (3 downto 0));
                                    : out std_logic_vector (7 downto 0);
: out std_logic_vector (6 downto 0));
19 🖨
               -- refresh
-- dis_exit
20 🖨
21 🖨
       end component;
22
                           : std_logic;
       signal CLK
                           : std_logic_vector (3 downto 0);
: std_logic_vector (3 downto 0);
24
        signal display1
25
        signal display2
26
        signal display3
                            : std_logic_vector (3 downto 0);
27
        signal display4
                            : std_logic_vector (3 downto 0);
28
       signal display5
                            : std_logic_vector (3 downto 0);
29
       signal display6
                            : std logic vector (3 downto 0);
                            : std_logic_vector (3 downto 0);
30
       signal display7
31
       signal display8
                            : std_logic_vector (3 downto 0);
32 😓
       -- signal refresh
                             : std logic vector (7 downto 0);
33 🖒
       --signal dis_exit
                              : std_logic_vector (6 downto 0);
34
35
       constant TbPeriod : time := 100 ns; -- EDIT Put right period here
36
       signal TbClock : std_logic := '0';
37
       signal TbSimEnded : std logic := '0';
39 | begin
40
41 😓
         dut : Displays
42
         port map (CLK
                                       => CLK,
43
                     display1
                                          => display1,
                     display2
                                          => display2,
                                          => display3,
                     display3
4.5
46
                    display4
                                          => display4,
47
                     display5
                                          => display5,
48
                     display6
                                          => display6,
49
                    display7
                                          => display7,
50
                     display8
                                          => display8
51 🤛
                     --refresh
                                             => refresh,
                     --dis_exit
                                             => dis_exit
52 A
53 🖨
                     );
54
55
         TbClock <= not TbClock after TbPeriod/2 when TbSimEnded /= '1' else '0';
56
57
58
          -- EDIT: Check that CLK is really your main clock signal
         CLK <= TbClock:
59
60
          stimuli : process
61 🖨
62
63
              -- EDIT Adapt initialization as needed
64
              display1 <= "0001";
65
              display2 <= "1000";
              display3 <= "0110";
66
             display4 <= "0011";
             display5 <= "1010";
68
69
              display6 <= "1100";
              display7 <= "1011";
70
71
              display8 <= "1100";
72
73
74
              wait for 8000 ns;
```

```
78 | -- Stop the clock and hence terminate the simulation
79 | TbSimEnded <= '1';
80 | wait;
81 | end process;
82 |
83 | end tb;
```

Resultados obtenidos:



Constrains:

```
7 set_property -dict { PACKAGE_PIN E3
                                     IOSTANDARD LVCMOS33 } [get_ports { CLK }]; #IO_L12P_T1_MRCC_35 Sch=clk100mhz
61 set_property -dict { PACKAGE_PIN R10 | IOSTANDARD LVCMO833 } [get_ports { dis_exit[5] }]; #IO_25_14 Sch=cb
62 set property -dict { PACKAGE PIN K16
                                   IOSTANDARD LVCMOS33 } [get_ports { dis_exit[4] }]; #IO 25 15 Sch=cc
  set_property -dict { PACKAGE_PIN K13
                                   IOSTANDARD LVCMOS33 } [get_ports { dis_exit[3] }]; #IO_L17P_T2_A26_15 Sch=cd
64
  set_property -dict { PACKAGE_PIN P15
                                   IOSTANDARD LVCMO833 } [get ports { dis_exit[2] }]; #IO L13P T2 MRCC 14 Sch=ce
IOSTANDARD LVCMO833 } [get ports { dis_exit[1] }]; #IO L19P T3 A10 D26 14 Sch=cf
  set property -dict { PACKAGE PIN T11
  set property -dict { PACKAGE_PIN L18 | IOSTANDARD LVCMOS33 } [get ports { dis_exit[0] }]; #IO_L4P_T0_D04_14 Sch
67
68 #set property -diot { PACKAGE PIN H15 | IOSTANDARD LVCMOS33 } [get ports { DP }]; #IO L19N T3 A21 VREF 15 Sch=dp
70 set property -dict { PACKAGE PIN J17 | IOSTANDARD LVCMOS33 } [get ports { refresh[0] }]; #IO L23P T3 FOE B 15 Sch=an[0]
  set_property -dict { PACKAGE_PIN J18
                                   IOSTANDARD LVCMOS33 } [get ports { refresh[1] }]; #IO_L23N_T3_FWE_B_15 Sch=an[1]
   set_property -dict { PACKAGE_PIN T9
                                   IOSTANDARD LVCMOS33 } [get_ports { refresh[2] }]; #IO_L24P_T3_A01_D17_14 Sch=an[2]
   set_property -dict { PACKAGE_PIN J14
set_property -dict { PACKAGE_PIN P14
                                   IOSTANDARD LVCMOS33 } [get_ports { refresh[3] }]; #IO_L19P_T3_A22_15 Sch=an[3]
IOSTANDARD LVCMOS33 } [get_ports { refresh[4] }]; #IO_L8N_T1_D12_14 Sch=an[4]
  set_property -dict { PACKAGE_PIN T14
set_property -dict { PACKAGE_PIN K2
                                   IOSTANDARD LVCMOS33 } [get_ports { refresh[5] }]; #IO_L14P_T2_SRCC_14 Sch=an[5]
                                   IOSTANDARD LVCMOS33 } [get ports { refresh[6] }]; #IO L23P T3 35 Sch=an[6]
   set_property -dict { PACKAGE_PIN U13
                                   IOSTANDARD LVCMOS33 } [get_ports { refresh[7] }]; #IO_L23N_T3_A02_D18_14 Sch=an[7]
81 ##Buttons
   84
85 #set_property -dict { PACKAGE_PIN N17 IOSTANDARD LVCMOS33 } [get_ports { BINC }]; #IO_L9P_T1_DQS_14 Sch=btnc
set_property -dict { PACKAGE_PIN M17
                                   IOSTANDARD LVCMOS33 } [get_ports { STOP }]; #IO_L10N_T1_D15_14 Sch
```