



POLITÉCNICA



UNIVERSIDAD POLITÉCNICA DE MADRID
ESCUELA TÉCNICA SUPERIOR DE
INGENIERÍA Y DISEÑO INDUSTRIAL
Ronda de Valencia, 3 - 28012 Madrid

TRABAJO VHDL SED 2023/2024: CRONÓMETRO

Grupo 6

Realizado por:

Javier Robinat Cuiñas 55430

Fernando Marín Raez 54724

Álvaro Rico García 55425

Repositorio Github: <https://github.com/Alvarorico/Crono/tree/main>

Índice

Introducción.....	2
Instrucciones generales	2
Diagrama general.....	3
Estrategias y algoritmos.....	3
Descripción VHDL de los bloques funcionales.....	4
Gestor de entradas:	4
Sincronizador:	4
Detector de flancos:	5
Descripción VHDL del gestor de entradas:	6
Modo cronómetro:	8
Preescaler:	8
Entidad modo cronómetro:	9
Modo temporizador:	11
Máquina de Estados:	14
Demux:.....	16
Displays:.....	16
Entidad Top:	20
Simulaciones.....	28
Simulación del gestor de entradas:	28
Simulación displays:.....	30
Constrains:	31

Introducción

El objetivo del trabajo es realizar un cronómetro y un temporizador utilizando VHDL como lenguaje de descripción Hardware e implementarlo en una FPGA Nexys DDR4.



Las entradas del diseño serán los propios botones de la placa. Debido a la cantidad de ruido que pueden generar, se implementará un sincronizador para reducir el ruido y evitar los rebotes que se pudiesen generar.

A través de 4 de los 8 displays de 7 segmentos se mostrará el tiempo transcurrido, de forma ascendente en el modo cronómetro y descendente en el modo temporizador, desde el momento en el que se haya pulsado el botón “Start”.

Por otro lado, en los 4 displays restantes se mostrará permanentemente “C---”o “t---”en función del modo en el que se encuentre.

Instrucciones generales


Interfaz:



Displays	
1	Unidades de segundo
2	Decenas de segundo
3	Unidades de minuto
4	Decenas de minuto

Botonera	
B_U	RESET
B_D	CAMBIO DE MODO
B_R	PAUSA
B_I	START
B_C	-

Diagrama general



Estrategias y algoritmos

Para una correcta organización del proyecto, nos repartimos roles para que la forma de trabajar fuese más eficiente.

-Programadores: Álvaro Rico García y Javier Robinat Cuiñas

-Arquitecto y responsable del correcto funcionamiento: Fernando Marín Raez

Una vez asignados los roles, para el desarrollo del trabajo se plantea una metodología Top-Down que consiste en la división del proyecto en bloques hasta llegar a las partes más sencillas.

En primer lugar, se realizará el gestor de entradas, que a través de un detector de flancos y un sincronizador por cada entrada, dará como resultado una señal con mayor inmunidad al ruido.

Después, se realizarán el cronometro y el temporizador de forma separada, una vez comprobado su correcto funcionamiento por separado en la placa, se implementarán mediante una máquina de estados y usando un demultiplexor para combinarlos.

Por último, se creará el módulo Top que contendrá todo el trabajo con todo perfectamente sincronizado y agrupado.

Descripción VHDL de los bloques funcionales

Gestor de entradas:

Como se ha mencionado en el apartado anterior el gestor de entradas contará con un detector de flancos y un sincronizador por entrada.

Sincronizador:

```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity SINCRONIZADOR is
5  port (
6      CLK : in std_logic;
7      ASYNC_IN : in std_logic;
8      SYNC_OUT : out std_logic
9  );
10 end SINCRONIZADOR;
11
12 architecture BEHAVIORAL of SINCRONIZADOR is
13     signal sreg : std_logic_vector(1 downto 0);
14 begin
15
16     process (CLK)
17     begin
18         if rising_edge(CLK) then
19             sync_out <= sreg(1);
20             sreg <= sreg(0) & async_in;
21         end if;
22     end process;
23 end BEHAVIORAL;
24
```

Detector de flancos:

```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity FLANCO is
5  port (
6      CLK : in std_logic;
7      SYNC_IN : in std_logic;
8      EDGE : out std_logic
9  );
10 end FLANCO;
11
12 architecture BEHAVIORAL of FLANCO is
13     signal sreg : std_logic_vector(2 downto 0);
14 begin
15     process (CLK)
16     begin
17         if rising_edge(CLK) then
18             sreg <= sreg(1 downto 0) & SYNC_IN;
19         end if;
20     end process;
21     with sreg select
22         EDGE <= '1' when "100",
23         '0' when others;
24 end BEHAVIORAL;
25
```

Descripción VHDL del gestor de entradas:

```
2  library IEEE;
3  use IEEE.STD_LOGIC_1164.ALL;
4
5  entity Entradas is
6  Port (
7      CLK      : in std_logic;
8      INICIO   : in std_logic; --BTNL
9      STOP     : in std_logic; --BTNR
10     ZERO     : in std_logic; --BTNU
11     CAMBIO    : in STD_LOGIC; --BTND
12     reset     : in std_logic;
13     INICIO_out : out std_logic;
14     STOP_out  : out std_logic;
15     ZERO_out  : out std_logic;
16     CAMBIO_out : out std_logic;
17     reset_out : out std_logic
18 );
19 end Entradas;
20
21 architecture Behavioral of Entradas is
22
23     signal sync_auxINICIO : std_logic;
24     signal sync_auxSTOP : std_logic;
25     signal sync_auxZERO : std_logic;
26     signal sync_auxCAMBIO : std_logic;
27
28     signal sync_auxReset : std_logic;
29
30     COMPONENT SINCRONIZADOR
31     PORT (
32         async_in : IN std_logic;
33         clk : IN std_logic;
34         sync_out : OUT std_logic
35     );
36 END COMPONENT;
37
38 COMPONENT FLANCO
39 PORT (
40     sync_in : IN std_logic;
41     clk : IN std_logic;
42     edge : OUT std_logic
43 );
44 END COMPONENT;
45
46 begin
47     Sincronizador1: SINCRONIZADOR
48     PORT MAP (
49         ASYNC_IN=>INICIO,
50         CLK=>clk,
51         SYNC_OUT=>sync_auxINICIO
52     );
53
54     DetectorFlanco: FLANCO
55     PORT MAP (
56         clk=>clk,
57         SYNC_IN=>sync_auxINICIO,
58         EDGE=>INICIO_out
59     );
60
```

```

62 Sincronizador2: SINCRONIZADOR
63 PORT MAP(
64     ASYNC_IN=>STOP,
65     CLK=>clk,
66     SYNC_OUT=>sync_auxSTOP
67 );
68
69 DetectorFlanco2: FLANCO
70 PORT MAP(
71     clk=>clk,
72     SYNC_IN=>sync_auxSTOP,
73     EDGE=>STOP_out
74 );
75
76 Sincronizador3: SINCRONIZADOR
77 PORT MAP(
78     ASYNC_IN=>ZERO,
79     CLK=>clk,
80     SYNC_OUT=>sync_auxZERO
81 );
82
83 DetectorFlanco3: FLANCO
84 PORT MAP(
85     clk=>clk,
86     SYNC_IN=>sync_auxZERO,
87     EDGE=>ZERO_out
88 );
89
90 Sincronizador4: SINCRONIZADOR
91 PORT MAP(
92     ASYNC_IN=>reset,
93     CLK=>clk,
94     SYNC_OUT=>sync_auxReset
95 );
96
97 DetectorFlanco4: FLANCO
98 PORT MAP(
99     clk=>clk,
100     SYNC_IN=>sync_auxReset,
101     EDGE=>reset_out
102 );
103
104 Sincronizador5: SINCRONIZADOR
105 PORT MAP(
106     ASYNC_IN=>CAMBIO,
107     CLK=>clk,
108     SYNC_OUT=>sync_auxCAMBIO
109 );
110
111 DetectorFlanco5: FLANCO
112 PORT MAP(
113     clk=>clk,
114     SYNC_IN=>sync_auxCAMBIO,
115     EDGE=>CAMBIO_out
116 );
117
118 end Behavioral;
...

```


Modo cronómetro:

Preescaler:

Previo a realizar el modo cronometro, es necesario introducir el componente “clk1hz” que nos proporciona una señal de 1 Hz teniendo como entrada el reloj de la placa. La operación se realiza mediante un contador.

```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity clk1Hz is
5      Port (
6          CLK: in  STD_LOGIC;
7          CLK_1hz : out STD_LOGIC
8      );
9  end clk1Hz;
10
11  architecture Behavioral of clk1Hz is
12      signal temporal: STD_LOGIC := '0';
13      signal contador: integer range 0 to 49999999 := 0;
14  begin
15      divisor_frecuencia: process (CLK) begin
16          if rising_edge(CLK) then
17              if (contador = 49999999) then
18                  temporal <= NOT(temporal);
19                  contador <= 0;
20              else
21                  contador <= contador+1;
22              end if;
23          end if;
24      end process;
25
26      CLK_1hz <= temporal;
27
28  end Behavioral;
29
```

Entidad modo cronómetro:

```
2  library IEEE;
3  use IEEE.STD_LOGIC_1164.ALL;
4  use IEEE.numeric_std.all;
5
6  entity Crono is
7  generic(
8      width:positive:=3
9  );
10     Port (
11         CLK : in std_logic;
12         display1 : out std_logic_vector(width downto 0);
13         display2 : out std_logic_vector(width downto 0);
14         display3 : out std_logic_vector(width downto 0);
15         display4 : out std_logic_vector(width downto 0);
16         display5 : out std_logic_vector(width downto 0);
17         display6 : out std_logic_vector(width downto 0);
18         display7 : out std_logic_vector(width downto 0);
19         display8 : out std_logic_vector(width downto 0);
20         Habilitar_A : in std_logic;
21         Start : in std_logic;
22         Pause : in std_logic;
23         Reset : in std_logic
24     );
25 end Crono;
26
27 architecture Behavioral of Crono is
28     signal Start_i : std_logic := '0';
29     signal Reset_i : std_logic := '0';
30
31     signal clk_1hz : std_logic;
32
33     COMPONENT clk1hz
34     PORT (
35         CLK: in  STD_LOGIC;
36         clk_1hz : out STD_LOGIC
37     );
38     END COMPONENT;
39
40     begin
41     Inst_clk1hz: clk1hz
42     PORT MAP (
43         CLK => CLK,
44         CLK_1hz => clk_1hz
45     );
```

Las señales Start_i y Rset_i son los estados que habilitan la cuenta o el reinicio, por otro lado, se utiliza la señal clk_1hz para contar segundo a segundo. También, se ha instanciado el preescaler “clk1hz”.

```

47 ME : process (Habilitar_A,Start,Pause,Reset)
48 begin
49     if Habilitar_A = '1' and Start = '1' and Pause = '0'then
50         Start_i<='1';
51         Reset_i<='0';
52     elsif Pause='1' then
53         Start_i<='0';
54         Reset_i<='0';
55     elsif Reset = '1'then
56         Reset_i<='1';
57     end if;
58 end process;
59
60 process (clk_1hz, Start_i, Reset_i)
61 subtype V is integer range 0 to 15;
62 variable unit_sec : V :=0;
63 variable unit_min : V :=0;
64 variable dec_sec : V :=0;
65 variable dec_min : V :=0;
66 begin
67
68     if Reset_i='1' then
69         unit_sec:=0;
70         dec_sec:=0;
71         unit_min:=0;
72         dec_min:=0;
73     elsif rising_edge(clk_1hz) and Start_i='1' then
74         unit_sec:=unit_sec+1;
75         if unit_sec=10 then
76             unit_sec:=0;
77             dec_sec:=dec_sec+1;
78             if dec_sec=6 then
79                 dec_sec:=0;
80                 unit_min:=unit_min+1;
81                 if unit_min=10 then
82                     unit_min:=0;
83                     dec_min:=dec_min+1;
84
85                     if dec_min=9 then
86                         dec_min:=0;
87                         unit_min:=0;
88                         dec_sec:=0;
89                         unit_sec:=0;
90                     end if;
91                 end if;
92             end if;
93         end if;
94     end if;
95 end if;
96
97     display1 <= std_logic_vector(to_unsigned(unit_sec,display8'length));
98     display2 <= std_logic_vector(to_unsigned(dec_sec,display7'length));
99     display3 <= std_logic_vector(to_unsigned(unit_min,display6'length));
100    display4 <= std_logic_vector(to_unsigned(dec_min,display5'length));
101 end process;
102
103 Indicador : process (Habilitar_A)
104 begin
105     if Habilitar_A='1' then
106         display8<="1010";
107         display7<="1100";
108         display6<="1100";
109         display5<="1100";
110     end if;
111 end process;
112
113
114 end Behavioral;

```

En las imágenes anteriores, se muestra:

1- Máquina de estados:

Máquina de estados asíncrona que tiene como condición necesaria para comenzar la cuenta las entradas de habilitación “Habilitar_A” y “Start”, además de que no se esté pulsando “Pausa”.

2- Process principal:

En primer lugar, se ha definido un tipo de variable entero con rango de 0 a 15 (rango de los vectores de salida de 4 bits) para obtener un código más sencillo y fácil de ejecutar. Se crean cuatro variables correspondientes con las unidades y decenas de segundos y minutos.

Teniendo la señal “Reset_i” prioritaria, después, en cada flanco de reloj se sumará un segundo, y se gestionarán los límites para que entre dentro de la normalidad.

Para terminar, se convierten las variables utilizadas en vectores de 4 bits de salida que se mostrarán en los displays 1,2,3 y 4.

3- Process secundario:

Se muestra de forma permanente “C---” en la salida mientras “Habilitar_A” esté activo.

Modo temporizador:

Esta entidad sigue la misma estructura que la del modo cronómetro con la variación de:

- 1- La condición de habilitación de “Habilitar_A”, se sustituye por “Habilitar_B”, además de las ya explicadas en la entidad anterior.
- 2- En el process principal en vez de sumar uno, se resta.
- 3- En el process secundario se muestra “t---” y no “C---”.

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.numeric_std.all;
4
5  entity Inverso is
6  generic(
7      width:positive:=3
8  );
9  Port (
10     CLK : in std_logic;
11     display1 : out std_logic_vector(width downto 0);
12     display2 : out std_logic_vector(width downto 0);
13     display3 : out std_logic_vector(width downto 0);
14     display4 : out std_logic_vector(width downto 0);
15     display5 : out std_logic_vector(width downto 0);
16     display6 : out std_logic_vector(width downto 0);
17     display7 : out std_logic_vector(width downto 0);
18     display8 : out std_logic_vector(width downto 0);
19     Habilitar_B : in std_logic;
20     Start : in std_logic;
21     Pause : in std_logic;
22     Reset : in std_logic
23 );
24 end Inverso;
25
26 architecture Behavioral of Inverso is
27     signal Start_i : std_logic := '0';
28     signal Reset_i : std_logic := '0';
29
30     signal clk_1hz : std_logic;
31
32     COMPONENT clk1hz
33     PORT (
34         CLK: in  STD_LOGIC;
35         clk_1hz : out STD_LOGIC
36     );
37     END COMPONENT;
38
39     begin
40     Inst_clk1hz: clk1hz
41     PORT MAP (
42         CLK => CLK,
43         CLK_1hz => clk_1hz
44 );

```

```

46 ME : process (Habilitar_B,Start,Pause,Reset)
47 begin
48     if Habilitar_B = '1' and Start = '1' and Pause = '0'then
49         Start_i<='1';
50         Reset_i<='0';
51     elsif Pause='1' then
52         Start_i<='0';
53         Reset_i<='0';
54     elsif Reset = '1'then
55         Reset_i<='1';
56     end if;
57 end process;
58
59 process (clk_1hz, Start_i, Reset_i)
60 subtype V is integer range 0 to 15;
61 variable unit_sec : V :=0;
62 variable unit_min : V :=1;
63 variable dec_sec : V :=0;
64 variable dec_min : V :=0;
65 begin
66
67     if Reset_i='1' then --Reset prioritario
68         unit_sec:=0;
69         dec_sec:=0;
70         unit_min:=1;
71         dec_min:=0;
72
73     elsif rising_edge(clk_1hz) and Start_i='1' then
74         if unit_sec=0 then
75             unit_sec:=9;
76             if dec_sec=0 then
77                 dec_sec:=5;
78                 if unit_min=0 then
79                     unit_min:=9;
80                     if dec_min=0 then
81                         dec_min:=0;
82                     else
83                         dec_min:=dec_min-1;
84                     end if;
85                 else
86                     unit_min:=unit_min-1;
87                 end if;
88             else
89                 dec_sec:=dec_sec-1;
90             end if;
91         else
92             unit_sec:=unit_sec-1;
93         end if;
94     end if;
95
96     display1 <= std_logic_vector(to_unsigned(unit_sec,display8'length));
97     display2 <= std_logic_vector(to_unsigned(dec_sec,display7'length));
98     display3 <= std_logic_vector(to_unsigned(unit_min,display6'length));
99     display4 <= std_logic_vector(to_unsigned(dec_min,display5'length));
100 end process;
101
102 Indicador : process (Habilitar_B)
103 begin
104     if Habilitar_B='1' then
105         display8<="1011";
106         display7<="1100";
107         display6<="1100";
108         display5<="1100";
109     end if;
110 end process;
111
112 end Behavioral;

```

Máquina de Estados:

Se trata de una máquina de Moore, ya que las salidas dependen solo del estado en el que se encuentre el sistema.

Descripción:

```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity MaquinaEstados is
5      Port (
6          CLK          : in std_logic;
7          Boton1        : in std_logic;
8          Boton2        : in std_logic;
9          Boton3        : in std_logic;
10         display1      : out std_logic_vector(3 downto 0);
11         display2      : out std_logic_vector(3 downto 0);
12         display3      : out std_logic_vector(3 downto 0);
13         display4      : out std_logic_vector(3 downto 0);
14         display5      : out std_logic_vector(3 downto 0);
15         display6      : out std_logic_vector(3 downto 0);
16         display7      : out std_logic_vector(3 downto 0);
17         display8      : out std_logic_vector(3 downto 0);
18         Habilitar_A    : out std_logic := '0';
19         Habilitar_B    : out std_logic := '0';
20         Habilitar_D    : out std_logic := '1'
21     );
22
23 end MaquinaEstados;
24
25 architecture Behavioral of MaquinaEstados is
26     type estados is (crono_selec,tempo_selec,crono_func,tempo_func);
27     signal actual_state,next_state:estados;
28     signal clk_10khz : std_logic;
29
30     component clk10khz
31     PORT (
32         CLK: in STD_LOGIC;
33         clk_1hz : out STD_LOGIC
34     );
35 end component;
36 begin
37     Inst_clk10khz: clk10khz
38     PORT MAP (
39         CLK => CLK,
40         clk_1hz => clk_10khz
41     );
42     Salida:process(CLK)
43     begin
44         if rising_edge(CLK) then
45             actual_state<=next_state;
46         end if;
47     end process;
```

```

50  gestionmaquinaestados:process(actual_state,Boton1,Boton2,Boton3)
51  begin
52      next_state<=actual_state;
53
54      case (actual_state)is
55      when crono_selec=>
56          if Boton2='1' then
57              next_state<=tempo_selec;
58          elsif Boton1='1' then
59              next_state<=crono_func;
60          end if;
61      when crono_func=>
62          if Boton3='1' then
63              next_state<=crono_selec;
64          end if;
65      when tempo_selec=>
66          if Boton2='1' then
67              next_state<=crono_selec;
68          elsif Boton1='1' then
69              next_state<=tempo_func;
70          end if;
71      when tempo_func=>
72          if Boton3='1' then
73              next_state<=tempo_selec;
74          end if;
75      when others => next_state<=actual_state;
76      end case;
77  end process;
79  SalidasDisplays : process (actual_state)
80  begin
81      case(actual_state) is
82      when crono_selec=>  --"C---0000"
83          display1<="0000";
84          display2<="0000";
85          display3<="0000";
86          display4<="0000";
87          display5<="1100";
88          display6<="1100";
89          display7<="1100";
90          display8<="1010";
91          Habilitar_A<='0';
92          Habilitar_B<='0';
93          Habilitar_D<='1';
94      when tempo_selec=>  --"t---0000"
95          display1<="0000";
96          display2<="0000";
97          display3<="0000";
98          display4<="0000";
99          display5<="1100";
100         display6<="1100";
101         display7<="1100";
102         display8<="1011";
103         Habilitar_A<='0';
104         Habilitar_B<='0';
105         Habilitar_D<='1';
106     when crono_func=>
107         Habilitar_A<='1';
108         Habilitar_B<='0';
109         Habilitar_D<='0';
110     when tempo_func=>
111         Habilitar_A<='0';
112         Habilitar_B<='1';
113         Habilitar_D<='0';
114     end case;
115 end process;
116
117 end Behavioral;

```


Demux:

Es una entidad con un funcionamiento sencillo pese a su larga descripción, básicamente, en función de la entrada de habilitación que esté activada copia el valor de los vectores que corresponda en su salida.

Descripción:

```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  entity Demux is
4  Port (
5      Habilitar_A : in std_logic;
6      Habilitar_B : in std_logic;
7      Habilitar_D : in std_logic;
8
9      Display1_ME : in std_logic_vector(3 downto 0);
10     Display2_ME : in std_logic_vector(3 downto 0);
11     Display3_ME : in std_logic_vector(3 downto 0);
12     Display4_ME : in std_logic_vector(3 downto 0);
13     Display5_ME : in std_logic_vector(3 downto 0);
14     Display6_ME : in std_logic_vector(3 downto 0);
15     Display7_ME : in std_logic_vector(3 downto 0);
16     Display8_ME : in std_logic_vector(3 downto 0);
17
18     Display1_C : in std_logic_vector(3 downto 0);
19     Display2_C : in std_logic_vector(3 downto 0);
20     Display3_C : in std_logic_vector(3 downto 0);
21     Display4_C : in std_logic_vector(3 downto 0);
22     Display5_C : in std_logic_vector(3 downto 0);
23     Display6_C : in std_logic_vector(3 downto 0);
24     Display7_C : in std_logic_vector(3 downto 0);
25     Display8_C : in std_logic_vector(3 downto 0);
26
27     Display1_T : in std_logic_vector(3 downto 0);
28     Display2_T : in std_logic_vector(3 downto 0);
29     Display3_T : in std_logic_vector(3 downto 0);
30     Display4_T : in std_logic_vector(3 downto 0);
31     Display5_T : in std_logic_vector(3 downto 0);
32     Display6_T : in std_logic_vector(3 downto 0);
33     Display7_T : in std_logic_vector(3 downto 0);
34     Display8_T : in std_logic_vector(3 downto 0);
35
36     Display1 : out std_logic_vector(3 downto 0);
37     Display2 : out std_logic_vector(3 downto 0);
38     Display3 : out std_logic_vector(3 downto 0);
39     Display4 : out std_logic_vector(3 downto 0);
40     Display5 : out std_logic_vector(3 downto 0);
41     Display6 : out std_logic_vector(3 downto 0);
42
43     Display7 : out std_logic_vector(3 downto 0);
44     Display8 : out std_logic_vector(3 downto 0);
45 );
46 end Demux;
47
48 architecture Behavioral of Demux is
49 begin
50     process(Habilitar_A,Habilitar_B,Habilitar_D)
51     begin
52         if Habilitar_A='1' then
53             Display1 <= Display1_C;
54             Display2 <= Display2_C;
55             Display3 <= Display3_C;
56             Display4 <= Display4_C;
57             Display5 <= Display5_C;
58             Display6 <= Display6_C;
59             Display7 <= Display7_C;
60             Display8 <= Display8_C;
61         elsif Habilitar_B='1' then
62             Display1 <= Display1_T;
63             Display2 <= Display2_T;
64             Display3 <= Display3_T;
65             Display4 <= Display4_T;
66             Display5 <= Display5_T;
67             Display6 <= Display6_T;
68             Display7 <= Display7_T;
69             Display8 <= Display8_T;
70         elsif Habilitar_D='1' then
71             Display1 <= Display1_ME;
72             Display2 <= Display2_ME;
73             Display3 <= Display3_ME;
74             Display4 <= Display4_ME;
75             Display5 <= Display5_ME;
76             Display6 <= Display6_ME;
77             Display7 <= Display7_ME;
78             Display8 <= Display8_ME;
79         end if;
80     end process;
81 end Behavioral;
```

Displays:

Esta entidad contará con 8 vectores de 4 bits como entradas que se corresponderán con lo que debe mostrar cada display.

Como salidas se tiene refresh para poner a nivel alto o bajo los ánodos de cada display, y dis_exit que enviará el código que corresponda a los displays.

```

2   library IEEE;
3   use IEEE.STD_LOGIC_1164.ALL;
4
5   entity Displays is
6   generic(
7       width:positive:=3
8   );
9   port(
10      CLK : in std_logic;
11      display1 : in std_logic_vector(width downto 0);
12      display2 : in std_logic_vector(width downto 0);
13      display3 : in std_logic_vector(width downto 0);
14      display4 : in std_logic_vector(width downto 0);
15      display5 : in std_logic_vector(width downto 0);
16      display6 : in std_logic_vector(width downto 0);
17      display7 : in std_logic_vector(width downto 0);
18      display8 : in std_logic_vector(width downto 0);
19      refresh : out std_logic_vector(7 downto 0); --vector que pone a 1 el ánodo correspondiente para actualizar
20      dis_exit : out std_logic_vector(6 downto 0) --salida de los displays
21  );
22  end Displays;

```

A continuación, se muestran las instanciaciones de los decodificadores y de un preescaler a 10kHz análogo al de 1 Hz descrito antes.

```

24  architecture Behavioral of Displays is
25
26      signal dis1 : std_logic_vector(6 downto 0);
27      signal dis2 : std_logic_vector(6 downto 0);
28      signal dis3 : std_logic_vector(6 downto 0);
29      signal dis4 : std_logic_vector(6 downto 0);
30      signal dis5 : std_logic_vector(6 downto 0);
31      signal dis6 : std_logic_vector(6 downto 0);
32      signal dis7 : std_logic_vector(6 downto 0);
33      signal dis8 : std_logic_vector(6 downto 0);
34
35
36      signal flag : integer := 1;
37
38      signal clk_10khz : std_logic;
39
40      COMPONENT clk10khz
41      PORT (
42          CLK: in  STD_LOGIC;
43          clk_1hz : out STD_LOGIC
44      );
45  END COMPONENT;
46
47  COMPONENT deco
48  PORT (
49      code : IN std_logic_vector(3 DOWNT0 0);
50      led : OUT std_logic_vector(6 DOWNT0 0)
51  );
52  END COMPONENT;
53
54

```

```

54 | begin
55 |
56 | Inst_clk10khz: clk10khz
57 |     PORT MAP (
58 |         CLK => CLK,
59 |         CLK_1hz => clk_10khz
60 |     );
61 |
62 | Inst_deco1: deco PORT MAP (
63 |     code => display1,
64 |     led => dis1
65 | );
66 | Inst_deco2: deco PORT MAP (
67 |     code => display2,
68 |     led => dis2
69 | );
70 | Inst_deco3: deco PORT MAP (
71 |     code => display3,
72 |     led => dis3
73 | );
74 | Inst_deco4: deco PORT MAP (
75 |     code => display4,
76 |     led => dis4
77 | );
78 | Inst_deco5: deco PORT MAP (
79 |     code => display5,
80 |     led => dis5
81 | );
82 | Inst_deco6: deco PORT MAP (
83 |     code => display6,
84 |     led => dis6
85 | );
86 | Inst_deco7: deco PORT MAP (
87 |     code => display7,
88 |     led => dis7
89 | );
90 | Inst_deco8: deco PORT MAP (
91 |     code => display8,
92 |     led => dis8
93 | );

```

Se introduce una señal “flag” de tipo integer para realizar la cuenta correspondiente y actualizar los displays en orden a una frecuencia de 10 kHz.

```

96 process (clk_10khz)
97 begin
98     if rising_edge(clk_10khz) then
99         if flag=1 then
100             refresh(0) <= '0';
101             refresh(7 downto 1) <= "1111111";
102             dis_exit <= dis1;
103             flag<=2;
104         end if;
105         if flag=2 then
106             refresh(1) <= '0';
107             refresh(0) <= '1';
108             refresh(7 downto 2) <= "111111";
109             dis_exit <= dis2;
110             flag<=3;
111         end if;
112         if flag=3 then
113             refresh(2) <= '0';
114             refresh(1 downto 0) <= "11";
115             refresh(7 downto 3) <= "11111";
116             dis_exit <= dis3;
117             flag<=4;
118         end if;
119         if flag=4 then
120             refresh(3) <= '0';
121             refresh(2 downto 0) <= "111";
122             refresh(7 downto 4) <= "1111";
123             dis_exit <= dis4;
124             flag<=5;
125         end if;
126         if flag=5 then
127             refresh(4) <= '0';
128             refresh(3 downto 0) <= "1111";
129             refresh(7 downto 5) <= "111";
130             dis_exit <= dis5;
131             flag<=6;
132         end if;
133         if flag=6 then
134             refresh(5) <= '0';
135             refresh(4 downto 0) <= "11111";
136             refresh(7 downto 6) <= "11";
137             dis_exit <= dis6;
138             flag<=7;
139         end if;
140         if flag=7 then
141             refresh(6) <= '0';
142             refresh(5 downto 0) <= "111111";
143             refresh(7) <= '1';
144             dis_exit <= dis7;
145             flag<=8;
146         end if;
147         if flag=8 then
148             refresh(7) <= '0';
149             refresh(6 downto 0) <= "1111111";
150             dis_exit <= dis8;
151             flag<=1;
152         end if;
153     end if;
154 end process;
155
156
157 end Behavioral;

```

Entidad Top:

En la entidad top se encuentran todas las entidades descritas anteriormente, además, se realizarán las respectivas conexiones entre ellas mediante diferentes señales.

```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4
5  entity TOP is
6  Port (
7      CLK      : in std_logic;
8      INICIO    : in std_logic;  --BTNL
9      STOP      : in std_logic;  --BTNR
10     ZERO      : in std_logic;  --BTNU
11     CAMBIO     : in std_logic;  --BTND
12     reset      : in std_logic;
13     refresh    : out std_logic_vector(7 downto 0); --vector que pone a 1 el ánodo correspondiente para actualizar
14     dis_exit   : out std_logic_vector(6 downto 0); --salida de los displays
15     led        : out std_logic
16 );
17 end TOP;
18
19 architecture Behavioral of TOP is
20
21     signal sync_auxINICIO: std_logic;
22     signal sync_auxSTOP: std_logic;
23     signal sync_auxZERO: std_logic;
24
25     signal INICIO_aux: std_logic;
26     signal STOP_aux: std_logic;
27     signal ZERO_aux: std_logic;
28     signal Reset_aux: std_logic;
29     signal Cambio_aux: std_logic;
30
31     signal Habilitar_A : std_logic;
32     signal Habilitar_B : std_logic;
33     signal Habilitar_D : std_logic;
34
35     signal dis1_aux : std_logic_vector(3 downto 0);
36     signal dis2_aux : std_logic_vector(3 downto 0);
37     signal dis3_aux : std_logic_vector(3 downto 0);
38     signal dis4_aux : std_logic_vector(3 downto 0);
39     signal dis5_aux : std_logic_vector(3 downto 0);
40     signal dis6_aux : std_logic_vector(3 downto 0);
41     signal dis7_aux : std_logic_vector(3 downto 0);
42     signal dis8_aux : std_logic_vector(3 downto 0);
43
44     signal dis1_ME: std_logic_vector(3 downto 0);
45     signal dis2_ME : std_logic_vector(3 downto 0);
46     signal dis3_ME : std_logic_vector(3 downto 0);
47     signal dis4_ME : std_logic_vector(3 downto 0);
48     signal dis5_ME : std_logic_vector(3 downto 0);
49     signal dis6_ME : std_logic_vector(3 downto 0);
50     signal dis7_ME : std_logic_vector(3 downto 0);
51     signal dis8_ME : std_logic_vector(3 downto 0);
```

```

53     signal dis1_C: std_logic_vector(3 downto 0);
54     signal dis2_C : std_logic_vector(3 downto 0);
55     signal dis3_C : std_logic_vector(3 downto 0);
56     signal dis4_C : std_logic_vector(3 downto 0);
57     signal dis5_C : std_logic_vector(3 downto 0);
58     signal dis6_C : std_logic_vector(3 downto 0);
59     signal dis7_C : std_logic_vector(3 downto 0);
60     signal dis8_C : std_logic_vector(3 downto 0);
61
62     signal dis1_T: std_logic_vector(3 downto 0);
63     signal dis2_T : std_logic_vector(3 downto 0);
64     signal dis3_T : std_logic_vector(3 downto 0);
65     signal dis4_T : std_logic_vector(3 downto 0);
66     signal dis5_T : std_logic_vector(3 downto 0);
67     signal dis6_T : std_logic_vector(3 downto 0);
68     signal dis7_T : std_logic_vector(3 downto 0);
69     signal dis8_T : std_logic_vector(3 downto 0);
73 COMPONENT Entradas
74     PORT (
75         CLK : in std_logic;
76         INICIO : in std_logic;
77         STOP : in std_logic;
78         ZERO : in std_logic;
79         CAMBIO : IN STD_LOGIC;
80         reset : in std_logic;
81         INICIO_out : out std_logic;
82         STOP_out : out std_logic;
83         ZERO_out : out std_logic;
84         CAMBIO_out : out std_logic;
85         reset_out : out std_logic
86     );
87 END COMPONENT;
89 component MaquinaEstados
90     PORT (
91         CLK           : in std_logic;
92         Boton1        : in std_logic;
93         Boton2        : in std_logic;
94         Boton3        : in std_logic;
95         display1      : out std_logic_vector(3 downto 0);
96         display2      : out std_logic_vector(3 downto 0);
97         display3      : out std_logic_vector(3 downto 0);
98         display4      : out std_logic_vector(3 downto 0);
99         display5      : out std_logic_vector(3 downto 0);
100        display6      : out std_logic_vector(3 downto 0);
101        display7      : out std_logic_vector(3 downto 0);
102        display8      : out std_logic_vector(3 downto 0);
103        Habilitar_A   : out std_logic := '0';
104        Habilitar_B   : out std_logic := '0';
105        Habilitar_D   : out std_logic := '1'
106    );
107 end component;

```

```

109 COMPONENT Crono
110     PORT (
111         CLK : in std_logic;
112         display1 : out std_logic_vector(3 downto 0);
113         display2 : out std_logic_vector(3 downto 0);
114         display3 : out std_logic_vector(3 downto 0);
115         display4 : out std_logic_vector(3 downto 0);
116         display5 : out std_logic_vector(3 downto 0);
117         display6 : out std_logic_vector(3 downto 0);
118         display7 : out std_logic_vector(3 downto 0);
119         display8 : out std_logic_vector(3 downto 0);
120         Habilitar_A : in std_logic;
121         Start : in std_logic;
122         Pause : in std_logic;
123         Reset : in std_logic
124     );
125 END COMPONENT;
126
127 COMPONENT Inverso
128     PORT (
129         CLK : in std_logic;
130         display1 : out std_logic_vector(3 downto 0);
131         display2 : out std_logic_vector(3 downto 0);
132         display3 : out std_logic_vector(3 downto 0);
133         display4 : out std_logic_vector(3 downto 0);
134         display5 : out std_logic_vector(3 downto 0);
135         display6 : out std_logic_vector(3 downto 0);
136         display7 : out std_logic_vector(3 downto 0);
137         display8 : out std_logic_vector(3 downto 0);
138         Habilitar_B : in std_logic;
139         Start : in std_logic;
140         Pause : in std_logic;
141         Reset : in std_logic
142     );
143 END COMPONENT;

```

```

145 COMPONENT Demux
146     PORT (
147         Habilitar_A : in std_logic;
148         Habilitar_B : in std_logic;
149         Habilitar_D : in std_logic;
150
151         Display1_ME : in std_logic_vector(3 downto 0);
152         Display2_ME : in std_logic_vector(3 downto 0);
153         Display3_ME : in std_logic_vector(3 downto 0);
154         Display4_ME : in std_logic_vector(3 downto 0);
155         Display5_ME : in std_logic_vector(3 downto 0);
156         Display6_ME : in std_logic_vector(3 downto 0);
157         Display7_ME : in std_logic_vector(3 downto 0);
158         Display8_ME : in std_logic_vector(3 downto 0);
159
160         Display1_C : in std_logic_vector(3 downto 0);
161         Display2_C : in std_logic_vector(3 downto 0);
162         Display3_C : in std_logic_vector(3 downto 0);
163         Display4_C : in std_logic_vector(3 downto 0);
164         Display5_C : in std_logic_vector(3 downto 0);
165         Display6_C : in std_logic_vector(3 downto 0);
166         Display7_C : in std_logic_vector(3 downto 0);
167         Display8_C : in std_logic_vector(3 downto 0);
168
169         Display1_T : in std_logic_vector(3 downto 0);
170         Display2_T : in std_logic_vector(3 downto 0);
171         Display3_T : in std_logic_vector(3 downto 0);
172         Display4_T : in std_logic_vector(3 downto 0);
173         Display5_T : in std_logic_vector(3 downto 0);
174         Display6_T : in std_logic_vector(3 downto 0);
175         Display7_T : in std_logic_vector(3 downto 0);
176         Display8_T : in std_logic_vector(3 downto 0);
177
178         Display1 : out std_logic_vector(3 downto 0);
179         Display2 : out std_logic_vector(3 downto 0);
180         Display3 : out std_logic_vector(3 downto 0);
181         Display4 : out std_logic_vector(3 downto 0);
182         Display5 : out std_logic_vector(3 downto 0);
183         Display6 : out std_logic_vector(3 downto 0);
184         Display7 : out std_logic_vector(3 downto 0);
185         Display8 : out std_logic_vector(3 downto 0)
186     );
187 END COMPONENT;

```



```

189 COMPONENT Displays
190     PORT (
191         CLK : in std_logic;
192         display1 : in std_logic_vector(3 downto 0);
193         display2 : in std_logic_vector(3 downto 0);
194         display3 : in std_logic_vector(3 downto 0);
195         display4 : in std_logic_vector(3 downto 0);
196         display5 : in std_logic_vector(3 downto 0);
197         display6 : in std_logic_vector(3 downto 0);
198         display7 : in std_logic_vector(3 downto 0);
199         display8 : in std_logic_vector(3 downto 0);
200         refresh : out std_logic_vector(7 downto 0);
201         dis_exit : out std_logic_vector(6 downto 0)
202     );
203 END COMPONENT;
204
205 begin
206
207     GestorEntradas1 : Entradas PORT MAP(
208         CLK => CLK,
209         INICIO => INICIO,
210         STOP => STOP,
211         ZERO => ZERO,
212         CAMBIO => CAMBIO,
213         reset => reset,
214         INICIO_out => INICIO_aux,
215         STOP_out => STOP_aux,
216         ZERO_out => ZERO_aux,
217         CAMBIO_OUT => CAMBIO_AUX,
218         reset_out => Reset_aux
219     );
220
221     MaquinaEstados1 : MaquinaEstados
222         PORT MAP(
223             CLK => CLK,
224             Boton1 => INICIO_aux,
225             Boton2 => CAMBIO_aux,
226             Boton3 => ZERO_AUX,
227             display1 => dis1_ME,
228             display2 => dis2_ME,
229             display3 => dis3_ME,
230             display4 => dis4_ME,
231             display5 => dis5_ME,
232             display6 => dis6_ME,
233             display7 => dis7_ME,
234             display8 => dis8_ME,
235             Habilitar_A => Habilitar_A,
236             Habilitar_B => Habilitar_B,
237             Habilitar_D => Habilitar_D
238         );

```

```

240 Crono1 : Crono PORT MAP(
241     CLK=>clk,
242     display1=>dis1_C,
243     display2=>dis2_C,
244     display3=>dis3_C,
245     display4=>dis4_C,
246     display5=>dis5_C,
247     display6=>dis6_C,
248     display7=>dis7_C,
249     display8=>dis8_C,
250     Habilitar_A=>Habilitar_A,
251     Start=>INICIO_aux,
252     Pause=>STOP_aux,
253     Reset=>ZERO_aux
254 );
255
256 Inverso1 : Inverso PORT MAP(
257     CLK=>clk,
258     display1=>dis1_T,
259     display2=>dis2_T,
260     display3=>dis3_T,
261     display4=>dis4_T,
262     display5=>dis5_T,
263     display6=>dis6_T,
264     display7=>dis7_T,
265     display8=>dis8_T,
266     Habilitar_B=>Habilitar_B,
267     Start=>INICIO_aux,
268     Pause=>STOP_aux,
269     Reset=>ZERO_aux
270 );

```

```

272 DeMux1 : Demux
273 PORT MAP (
274     Habilitar_A => Habilitar_A,
275     Habilitar_B => Habilitar_B,
276     Habilitar_D => Habilitar_D,
277
278     display1_ME => dis1_ME,
279     display2_ME => dis2_ME,
280     display3_ME => dis3_ME,
281     display4_ME => dis4_ME,
282     display5_ME => dis5_ME,
283     display6_ME => dis6_ME,
284     display7_ME => dis7_ME,
285     display8_ME => dis8_ME,
286     display1_C  => dis1_C,
287     display2_C  => dis2_C,
288     display3_C  => dis3_C,
289     display4_C  => dis4_C,
290     display5_C  => dis5_C,
291     display6_C  => dis6_C,
292     display7_C  => dis7_C,
293     display8_C  => dis8_C,
294
295     display1_T  => dis1_T,
296     display2_T  => dis2_T,
297     display3_T  => dis3_T,
298     display4_T  => dis4_T,
299     display5_T  => dis5_T,
300     display6_T  => dis6_T,
301     display7_T  => dis7_T,
302     display8_T  => dis8_T,
303
304     display1    => dis1_aux,
305     display2    => dis2_aux,
306     display3    => dis3_aux,
307     display4    => dis4_aux,
308     display5    => dis5_aux,
309     display6    => dis6_aux,
310     display7    => dis7_aux,
311     display8    => dis8_aux
312 );

```

```

316 Dispalys1 : Displays PORT MAP(
317     CLK=>clk,
318     display1=>dis1_aux,
319     display2=>dis2_aux,
320     display3=>dis3_aux,
321     display4=>dis4_aux,
322     display5=>dis5_aux,
323     display6=>dis6_aux,
324     display7=>dis7_aux,
325     display8=>dis8_aux,
326     refresh=>refresh,
327     dis_exit=>dis_exit
328 );
329
330 end Behavioral;

```

Simulaciones

Se han realizado varios testbench, a continuación:

Simulación del gestor de entradas:

Testbench empleado:


```
2  library IEEE;
3  use IEEE.STD_LOGIC_1164.ALL;
4
5  entity Entradas_tb is
6  end Entradas_tb;
7
8  architecture tb of Entradas_tb is
9  component Entradas
10     Port (
11         CLK          : in std_logic;
12         INICIO       : in std_logic; --BTNL
13         STOP         : in std_logic; --BTNR
14         ZERO         : in std_logic; --BTNU
15         CAMBIO       : in std_logic; --BTND
16         reset        : in std_logic;
17         INICIO_out    : out std_logic;
18         STOP_out     : out std_logic;
19         ZERO_out     : out std_logic;
20         CAMBIO_out    : out std_logic;
21         reset_out     : out std_logic
22     );
23 end component;
24
25 signal CLK          : std_logic;
26 signal INICIO       : std_logic;
27 signal STOP         : std_logic;
28 signal ZERO         : std_logic;
29 signal CAMBIO       : std_logic;
30 signal reset        : std_logic;
31 signal INICIO_out    : std_logic;
32 signal STOP_out     : std_logic;
33 signal ZERO_out     : std_logic;
34 signal CAMBIO_out    : std_logic;
35 signal reset_out     : std_logic;
36
37 constant TbPeriod : time := 100 ns; -- EDIT Put right period here
38 signal TbClock : std_logic := '0';
39 signal TbSimEnded : std_logic := '0';
40
41 BEGIN
42
43 dut : Entradas
44     port map (CLK          => CLK,
45              INICIO       => INICIO,
46              STOP         => STOP,
47              ZERO         => ZERO,
48              CAMBIO       => CAMBIO,
49              reset        => reset,
50              INICIO_out => INICIO_out,
51              STOP_out    => STOP_out,
52              ZERO_out    => ZERO_out,
53              CAMBIO_out  => CAMBIO_out,
54              reset_out   => reset_out);
55
56 -- Clock generation
57 TbClock <= not TbClock after TbPeriod/2 when TbSimEnded /= '1' else '0';
58
59 -- EDIT: Check that CLK is really your main clock signal
60 CLK <= TbClock;
```

```

62 stimuli : process
63 begin
64     -- EDIT Adapt initialization as needed
65     INICIO <= '0';
66     STOP  <= '0';
67     ZERO  <= '0';
68     CAMBIO <= '0';
69
70     -- Reset generation
71     -- EDIT: Check that reset is really your re
72     reset <= '1';
73     wait for 100 ns;
74     reset <= '0';
75     wait for 100 ns;
76
77     -- EDIT Add stimuli here
78     INICIO <= '1';
79     --wait for 100 * TbPeriod
80     wait for 100ns;
81     STOP <= '1';
82     --wait for 100 * TbPeriod;
83     wait for 100ns;
84     ZERO <= '1';
85     --wait for 100 * TbPeriod;
86     wait for 100ns;
87     CAMBIO <= '1';
88     --wait for 100 * TbPeriod;
89     wait for 100ns;
90     INICIO <= '0';
91     --wait for 100 * TbPeriod;
92     wait for 100ns;
93     STOP <= '0';
94     --wait for 100 * TbPeriod;
95     wait for 100ns;
96     ZERO <= '0';
97     --wait for 100 * TbPeriod;
98     wait for 100ns;
99     CAMBIO <= '0';
100    --wait for 100 * TbPeriod;
101    wait for 100ns;
102
103    -- Stop the clock and hence terminate the simulation
104    TbSimEnded <= '1';
105    wait;
106 end process;
107
108 end tb;

```

Resultados obtenidos:



Simulación displays:

Testbench empleado:


```
1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity Displays_tb is
5  end Displays_tb;
6
7  architecture tb of Displays_tb is
8
9      component Displays
10         port (CLK           : in std_logic;
11              display1       : in std_logic_vector (3 downto 0);
12              display2       : in std_logic_vector (3 downto 0);
13              display3       : in std_logic_vector (3 downto 0);
14              display4       : in std_logic_vector (3 downto 0);
15              display5       : in std_logic_vector (3 downto 0);
16              display6       : in std_logic_vector (3 downto 0);
17              display7       : in std_logic_vector (3 downto 0);
18              display8       : in std_logic_vector (3 downto 0));
19         -- refresh           : out std_logic_vector (7 downto 0);
20         -- dis_exit         : out std_logic_vector (6 downto 0));
21     end component;
22
23     signal CLK           : std_logic;
24     signal display1      : std_logic_vector (3 downto 0);
25     signal display2      : std_logic_vector (3 downto 0);
26     signal display3      : std_logic_vector (3 downto 0);
27     signal display4      : std_logic_vector (3 downto 0);
28     signal display5      : std_logic_vector (3 downto 0);
29     signal display6      : std_logic_vector (3 downto 0);
30     signal display7      : std_logic_vector (3 downto 0);
31     signal display8      : std_logic_vector (3 downto 0);
32     -- signal refresh     : std_logic_vector (7 downto 0);
33     -- signal dis_exit    : std_logic_vector (6 downto 0);
34
35     constant TbPeriod : time := 100 ns; -- EDIT Put right period here
36     signal TbClock : std_logic := '0';
37     signal TbSimEnded : std_logic := '0';
38
39     begin
40
41         dut : Displays
42             port map (CLK           => CLK,
43                     display1       => display1,
44                     display2       => display2,
45                     display3       => display3,
46                     display4       => display4,
47                     display5       => display5,
48                     display6       => display6,
49                     display7       => display7,
50                     display8       => display8,
51                     --refresh     => refresh,
52                     --dis_exit   => dis_exit
53                 );
54
55         -- Clock generation
56         TbClock <= not TbClock after TbPeriod/2 when TbSimEnded /= '1' else '0';
57
58         -- EDIT: Check that CLK is really your main clock signal
59         CLK <= TbClock;
60
61         stimuli : process
62             begin
63                 -- EDIT Adapt initialization as needed
64                 display1 <= "0001";
65                 display2 <= "1000";
66                 display3 <= "0110";
67                 display4 <= "0011";
68                 display5 <= "1010";
69                 display6 <= "1100";
70                 display7 <= "1011";
71                 display8 <= "1100";
72
73
74                 wait for 8000 ns;
```

```

78 |         -- Stop the clock and hence terminate the simulation
79 |         TbSimEnded <= '1';
80 |         wait;
81 |     end process;
82 |
83 | end tb;

```

Resultados obtenidos:



Constrains:

```

7 | set_property -dict { PACKAGE_PIN E3      IOSTANDARD LVCMOS33 } [get_ports { CLK }]; #IO_L12P_T1_MRCC_35 Sch=clk100mhz

33 | set_property -dict { PACKAGE_PIN H17     IOSTANDARD LVCMOS33 } [get_ports { led }]; #IO_L18P_T2_A24_15 Sch=led[0]

60 | set_property -dict { PACKAGE_PIN T10     IOSTANDARD LVCMOS33 } [get_ports { dis_exit[6] }]; #IO_L24N_T3_A00_D16_14 Sch=oa
61 | set_property -dict { PACKAGE_PIN R10     IOSTANDARD LVCMOS33 } [get_ports { dis_exit[5] }]; #IO_25_14 Sch=ob
62 | set_property -dict { PACKAGE_PIN K16     IOSTANDARD LVCMOS33 } [get_ports { dis_exit[4] }]; #IO_25_15 Sch=oc
63 | set_property -dict { PACKAGE_PIN K13     IOSTANDARD LVCMOS33 } [get_ports { dis_exit[3] }]; #IO_L17P_T2_A26_15 Sch=od
64 | set_property -dict { PACKAGE_PIN P15     IOSTANDARD LVCMOS33 } [get_ports { dis_exit[2] }]; #IO_L13P_T2_MRCC_14 Sch=oe
65 | set_property -dict { PACKAGE_PIN T11     IOSTANDARD LVCMOS33 } [get_ports { dis_exit[1] }]; #IO_L19P_T3_A10_D26_14 Sch=of
66 | set_property -dict { PACKAGE_PIN L18     IOSTANDARD LVCMOS33 } [get_ports { dis_exit[0] }]; #IO_L4P_T0_D04_14 Sch=og

67 |
68 | #set_property -dict { PACKAGE_PIN H15     IOSTANDARD LVCMOS33 } [get_ports { DP }]; #IO_L19N_T3_A21_VREF_15 Sch=dp
69 |
70 | set_property -dict { PACKAGE_PIN J17     IOSTANDARD LVCMOS33 } [get_ports { refresh[0] }]; #IO_L23P_T3_F0E_B_15 Sch=an[0]
71 | set_property -dict { PACKAGE_PIN J18     IOSTANDARD LVCMOS33 } [get_ports { refresh[1] }]; #IO_L23N_T3_FWE_B_15 Sch=an[1]
72 | set_property -dict { PACKAGE_PIN T9      IOSTANDARD LVCMOS33 } [get_ports { refresh[2] }]; #IO_L24P_T3_A01_D17_14 Sch=an[2]
73 | set_property -dict { PACKAGE_PIN J14     IOSTANDARD LVCMOS33 } [get_ports { refresh[3] }]; #IO_L19P_T3_A22_15 Sch=an[3]
74 | set_property -dict { PACKAGE_PIN P14     IOSTANDARD LVCMOS33 } [get_ports { refresh[4] }]; #IO_L8N_T1_D12_14 Sch=an[4]
75 | set_property -dict { PACKAGE_PIN T14     IOSTANDARD LVCMOS33 } [get_ports { refresh[5] }]; #IO_L14P_T2_SRCC_14 Sch=an[5]
76 | set_property -dict { PACKAGE_PIN K2      IOSTANDARD LVCMOS33 } [get_ports { refresh[6] }]; #IO_L23P_T3_35 Sch=an[6]
77 | set_property -dict { PACKAGE_PIN U13     IOSTANDARD LVCMOS33 } [get_ports { refresh[7] }]; #IO_L23N_T3_A02_D18_14 Sch=an[7]
78 |
79 |
80 |
81 | ##Buttons
82 |
83 | #set_property -dict { PACKAGE_PIN C12     IOSTANDARD LVCMOS33 } [get_ports { CPU_RESETN }]; #IO_L3P_T0_DQS_AD1P_15 Sch=cpu_resetsn
84 |
85 | #set_property -dict { PACKAGE_PIN N17     IOSTANDARD LVCMOS33 } [get_ports { BTNC }]; #IO_L9P_T1_DQS_14 Sch=btnc
86 | set_property -dict { PACKAGE_PIN M18     IOSTANDARD LVCMOS33 } [get_ports { ZERO }]; #IO_L4N_T0_D05_14 Sch=btnc
87 | set_property -dict { PACKAGE_PIN P17     IOSTANDARD LVCMOS33 } [get_ports { INICIO }]; #IO_L12P_T1_MRCC_14 Sch=btnc
88 | set_property -dict { PACKAGE_PIN M17     IOSTANDARD LVCMOS33 } [get_ports { STOP }]; #IO_L10N_T1_D15_14 Sch=btnc
89 | set_property -dict { PACKAGE_PIN P18     IOSTANDARD LVCMOS33 } [get_ports { CAMBIO }]; #IO_L9N_T1_DQS_D13_14 Sch=btnc

```