
Student ID: F11115114 Name: Alvaro Jara

1. **Topic**: Finite State Machine (FSM)

2. Design structure:



3. **Code**:

```
module clock_24h_set(clk, B, rst, Y, Z, scan, dec, unit);
    input clk, rst, B;
    input [3:0] dec, unit;
    output [7:0] Y, Z;
    output reg [5:0] scan;
    wire clk_fast_out, clk_1hz_out;
    wire [3:0] bcd1, bcd2, bcd3, bcd4, bcd5, bcd6;
    integer x, a, b;
    reg [3:0] bcd_out;
    wire ctrl_button;
    d_bounce(clk, rst, B, ctrl_button);
    clk_fast(clk, rst, clk_fast_out);
    clk_divider_1hz(clk,rst,clk_1hz_out);
    integer state;
    integer idle = 0;
    integer sec = 1;
    integer min = 2;
    integer hr = 3;
```

```
always@(posedge clk 1hz out or posedge rst)begin
        if(rst) state<=idle;</pre>
        else begin
             case(state)
                 idle:begin
                      if(ctrl_button)state<=sec;</pre>
                      else state<=idle;</pre>
                  end
                  sec:begin
                      if(ctrl_button)state<=min;</pre>
                      else state<=sec;</pre>
                 end
                 min:begin
                      if(ctrl_button)state<=hr;</pre>
                      else state<=min;</pre>
                  end
                 hr:begin
                      if(ctrl_button)state<=idle;</pre>
                      else state<=hr;</pre>
                  end
             endcase
        end
    end
    counters(clk_1hz_out, rst, bcd1, bcd2, bcd3, bcd4, bcd5, bcd6, state,
dec, unit);
    always @(posedge clk_fast_out or posedge rst)begin
        if(rst)
             x<=0;
        else if (x==5) begin
             x<=0;
        end
        else
             X <= X+1;
    always @(posedge clk_fast_out)begin
        case(x)
             0:begin
                 bcd_out<=bcd1;</pre>
                 scan<=6'b000001;
             1:begin
                 bcd_out<=bcd2;</pre>
```

```
scan<=6'b000010;
              end
              2:begin
                  bcd out<=bcd3;</pre>
                  scan<=6'b000100;</pre>
              3:begin
                  bcd out<=bcd4;</pre>
                  scan<=6'b001000;</pre>
              end
              4:begin
                  bcd_out<=bcd5;</pre>
                  scan<=6'b010000;</pre>
              5:begin
                  bcd_out<=bcd6;</pre>
                  scan<=6'b100000;
              end
         endcase
    end
    bcd_to_7seg1(bcd_out, Y);
    bcd_to_7seg2(bcd_out, Z);
endmodule
```

```
module clk_divider_1hz(clk,rst, clk_out);
  input clk, rst;
  output reg clk_out;
  integer cnt;
  always @(posedge clk or posedge rst) begin
    if (rst)
        cnt<=0;
    else if (cnt==100000000)
        cnt<=0;
    else
        cnt<=cnt+1;
  end
  always @(posedge clk or posedge rst) begin
    if (rst)
        clk_out<=0;
    else if (cnt<=50000000)
        clk_out<=1'b1;</pre>
```

```
clk_out<=1'b0;</pre>
    end
endmodule
module clk_btn(clk, rst, clk_out);
    input clk, rst;
    output reg clk_out;
    integer cnt;
    always @(posedge clk or posedge rst) begin
        if (rst)
             cnt<=0;
        else if (cnt==1000000)
            cnt<=0;
             cnt<=cnt+1;</pre>
    end
    always @(posedge clk or posedge rst) begin
        if (rst)
             clk out<=0;</pre>
        else if (cnt<=500000)</pre>
            clk_out<=1'b1;</pre>
             clk out<=1'b0;</pre>
    end
endmodule
module clk_fast(clk, rst, clk_out);
    input clk, rst;
    output reg clk_out;
    integer cnt;
    always@(posedge clk or posedge rst)
    begin
        if(rst) cnt <=0;</pre>
        else if(cnt==100000)
        cnt<=0;
        else
    always @ (posedge(clk) or posedge rst)
    begin
        if (rst) clk_out <= 0;</pre>
        else if(cnt<=50000)clk_out<=1'b1;</pre>
```

```
else clk_out<=1'b0;
end
endmodule</pre>
```

```
module clk_slow(clk, rst, clk_out);
    input clk, rst;
    output reg clk_out;
    integer cnt;
    always@(posedge clk or posedge rst)
    begin
        if(rst) cnt <=0;</pre>
        else if(cnt==1000000)
        cnt<=0;
        else
        cnt<=cnt+1;</pre>
    always @ (posedge(clk) or posedge rst)
    begin
        if (rst) clk_out <= 0;</pre>
        else if(cnt<=500000)clk_out<=1'b1;</pre>
        else clk out<=1'b0;</pre>
    end
endmodule
module and_gate(x, y, f);
    input x, y;
    output f;
    assign f = x \& y;
endmodule
module dff(clk, rst, D, Q);
    input clk, rst, D;
    output reg Q;
    always @(posedge (clk) or posedge rst) begin
        if (rst) Q <= 1'b0;</pre>
    wire clk div, 1;
```

```
and_gate and1(Q[0], Q[1], 1);
and_gate and2(Q[2], 1, d_bnc);
input clk, rst;
always@(posedge clk or posedge rst)begin
           4'b0001: a = 1;
           4'b0011: a = 3;
           4'b0101: a = 5;
           4'b0110: a = 6;
           4'b0111: a = 7;
           4'b1001: a = 9;
           4'b1011: a = 9;
           4'b1100: a = 9;
           4'b1101: a = 9;
           4'b1110: a = 9;
            4'b1111: a = 9;
            default: a = 0;
        endcase
        case(dec)
```

```
4'b0010: b = 2;
           4'b0100: b = 4;
           4'b0110: b = 6;
           4'b0111: b = 7;
           4'b1000: b = 8;
           4'b1010: b = 9;
           4'b1100: b = 9;
           4'b1110: b = 9;
           4'b1111: b = 9;
        endcase
always@(posedge clk or posedge rst) begin //cnt1
```

```
endcase
  1 : bcd1 = \{4'b0001\};
          : bcd1 = \{4'b0010\};
         : bcd1 = \{4'b0011\};
          : bcd1 = \{4'b0100\};
         : bcd1 = \{4'b0101\};
          : bcd1 = \{4'b0110\};
          : bcd1 = \{4'b0111\};
         : bcd1 = \{4'b1000\};
          : bcd1 = \{4'b1001\};
  default: bcd1 = {4'b0000};
   1 : bcd2 = {32'b0001};
          : bcd2 = {32'b0010};
         : bcd2 = {32'b0011};
         : bcd2 = {32'b0100};
         : bcd2 = {32'b0101};
   default: bcd2 = {32'b0000};
endcase
         : bcd3 = \{4'b0001\};
          : bcd3 = \{4'b0010\};
          : bcd3 = \{4'b0011\};
          : bcd3 = \{4'b0100\};
          : bcd3 = \{4'b0101\};
          : bcd3 = \{4'b0110\};
          : bcd3 = \{4'b0111\};
          : bcd3 = \{4'b1000\};
          : bcd3 = \{4'b1001\};
```


```
default: bcd3 = {4'b0000};
       endcase
         1 : bcd4 = \{4'b0001\};
          2 : bcd4 = {4'b0010};
3 : bcd4 = {4'b0011};
                : bcd4 = \{4'b0100\};
          5 : bcd4 = \{4'b0101\};
          default: bcd4 = {4'b0000};
       endcase
         1 : bcd5 = \{4'b0001\};
              : bcd5 = {4'b0010};
                : bcd5 = \{4'b0011\};
              : bcd5 = {4'b0100};
: bcd5 = {4'b0101};
              : bcd5 = \{4'b0110\};
                 : bcd5 = \{4'b0111\};
               : bcd5 = \{4'b1000\};
         9 : bcd5 = {4'b1001};
          default: bcd5 = {4'b0000};
       endcase
         1 : bcd6 = \{4'b0001\};
          2 : bcd6 = \{4'b0010\};
          default: bcd6 = {4'b0000};
       endcase
    end
endmodule
module bcd_to_7seg1(bcd_in, Y);
    input [3:0] bcd in;
    output reg [7:0] Y;
    always @(bcd_in) begin
        case({bcd in})
            4'b0001 : Y = \{8'b01100000\};
            4'b0010 : Y = \{8'b11011010\};
            4'b0011 : Y = \{8'b11110010\};
```

```
4'b0100 : Y = \{8'b01100110\};
            4'b0101 : Y = \{8'b10110110\};
            4'b0110 : Y = \{8'b10111110\};
            4'b0111 : Y = \{8'b11100000\};
            4'b1000 : Y = \{8'b111111110\};
            4'b1001 : Y = \{8'b11110110\};
            4'b1010 : Y = \{8'b11101110\};
            4'b1011 : Y = \{8'b00111110\};
            4'b1100 : Y = \{8'b10011100\};
            4'b1101 : Y = \{8'b01111010\};
            4'b1110 : Y = \{8'b10011110\};
            4'b1111 : Y = \{8'b10001110\};
            default: Y = {8'b111111100};
        endcase
            4'b0001 : Z = \{8'b01100000\};
            4'b0010 : Z = \{8'b11011010\};
            4'b0011 : Z = \{8'b11110010\};
            4'b0100 : Z = \{8'b01100110\};
            4'b0101 : Z = \{8'b10110110\};
            4'b0110 : Z = \{8'b101111110\};
            4'b0111 : Z = \{8'b11100000\};
            4'b1000 : Z = \{8'b111111110\};
            4'b1001 : Z = \{8'b11110110\};
            4'b1010 : Z = \{8'b11101110\};
            4'b1011 : Z = \{8'b00111110\};
            4'b1100 : Z = \{8'b10011100\};
            4'b1101 : Z = \{8'b01111010\};
            4'b1110 : Z = \{8'b10011110\};
            4'b1111 : Z = \{8'b10001110\};
            default: Z = {8'b11111100};
        endcase
    end
endmodule
```

4. Result:

Normal Counter


When the 8 on the left side is high. The display is set to 59. Then I pressed set and saved the state.





Set next state to 11 and save state

The maximum value of the last display is 23







When the set button is pressed start to count

Reset is pressed so start to count again

from desired position





5. Reflection:

It was funny to work with the constraints because we needed to refine the code and follow the guidelines accurately.