

LAB - 08

陳培殷老師 國立成功大學 資訊工程系




YOUTUBE

HDL Part 6 上(影片 9:50)

HDL Part 6 下(影片 11:49)

Sequential Circuit (1/3)

A sequential circuit is a system whose outputs at any time are determined <u>from the present combination of inputs and</u> <u>the previous inputs or outputs</u>.



- Sequential components contain memory elements
- The output values of sequential components depend on the input values and the values stored in the memory elements

Sequential Circuit (2/3)

```
module sequential_circuit(clk, reset);
                                               → 正緣同步電路
   input clk, reset;
   always@(posedge clk or negedge reset)
   begin
                                               ▲低位準非同步重置
        if(!reset
       begin
           // Initialization
9
10
       end
11
       else
12
       begin
           // Circut functionality
13
14
       end
15
16
   end
17
18
   endmodule
19
```

Sequential Circuit (3/3)

Blocking statement vs nonblocking statement


```
module combinational circuit(in, a, b);
                                                             module sequential circuit(clk, reset);
28
                                                             input clk, reset;
29
     input in;
     output reg [3:0] a,b;
                                                             reg [3:0] a,b;
31
32
                                                             always@(posedge clk or negedge reset)
     input in;
33
     output reg [3:0] a,b;
                                                             begin
34
                                                         8
35
     always@(*)
                                                         9
                                                                 if(!reset)
36
                                                        10
                                                                 begin
     begin
37
                                                        11
                                                                      a <= 4'h1;
38
          if(in == 0)
                                                        12
                                                                     b <= 4'hf;
39
          begin
                                                        13
                                                                 end
40
              a = 4'h1;
                                                        14
                                                                 else
41
              b = 4'hf;
                                                        15
                                                                 beain
42
                                                        16
                                                                      a <= b; // a -> 4'hf
43
              a = b; // a -> 4'hf
                                                        17
                                                                     b <= a; // b -> 4'h1
             b = a; // b -> 4'hf
44
                                                        18
                                                                 end
                                                        19
45
          end
                                                        20
46
          else
                                                             end
                                                        21
47
          begin
              a = 4'h1;
                                                        22
                                                             endmodule
48
49
              b = 4'hf;
50
51
              b = a; // b -> 4'h1
             a = b; // a \rightarrow 4'h1
52
53
          end
- 54
55
     end
56
57
     endmodule
```

Lab I (1/3)

- 請設計一個具備下列功能的計數器:
 - 正緣同步電路,低位準非同步重置
 - □ 當reset訊號為0,將目前狀態暫停,輸出維持0
 - □ 當reset訊號為1
 - 1) Up_Down = 0, 每秒計數減1
 - EX: 0 -> F -> E -> -> 2 -> 1 -> 0 -> F
 - 2) Up_Down = 1, 每秒計數加1
 - EX: 0 -> 1 -> 2 -> -> E -> F -> 0 -> 1
 - □ FPGA版之clock頻率為50MHz,需藉由除頻器將clock訊號降為1Hz
 - 實現方式為透過一個計數器,計算經過幾個時脈正緣,當計數到50×10⁶ 即代表經過一秒


Lab I (2/3)

- 請將計數的數值顯示於七段顯示器
- 系統架構圖請參考下方
 - □ Input: clock(MAX10_CLK1_50), reset(SW0), Up_Down(SW1)
 - Output: out(7 bits, HEX06~HEX00)
- 可使用structural description設計,其中,除頻器及計數模組為循序電路,七段顯示器控制模組則為組合電路




Lab I (3/3)

- 輸出範例
 - 1) $Up_Down = 0$



2) $Up_Down = 1$



Lab - Hint(1/3)

- Frequency Divider (sequential circuit)
 - □ 將clock頻率從50MHz降為1Hz
- Counter (sequential circuit)
 - □ 每秒進行計數
- Seven Display (combinational circuit)
 - □ 將Counter數值轉為七段顯示器控制訊號
- Module呼叫範例 (Structural description)
 - FrequencyDivider u_FreqDiv (.clk(clock), .reset(reset), .clk_div(clock_div));
 - Counter u_counter(.clk(clock_div), .reset(reset), .count(count));
 - SevenDisplay u display(.in(count), .out(out));

module name unit name(.port name(signal name),.port name(signal name).....)

Lab - Hint(2/3)

■ 除頻器範例: 要達到產出1Hz的div_clk, 要每0.5秒flip一次div_clk。

```
'define TimeExpire 32'd
   module clk_div(clk,rst,div_clk);
    input clk, rst;
    output div clk;
    reg div_clk;
   reg [31:0] count;
    always( (posedge clk)
   Bbegin
                  低位準同步reset
        if(!rst)
12
13
        begin
14
            count <= 32'd0;
            div clk <= 1'b0;
16
        end
        else
18
        begin
19
            if(count == `TimeExpire)
20
            begin
21
                count <= 32'd0;
                div_clk <= ~div_clk;
22
23
            end
24
            else
25
            begin
26
                count <= count + 32'd1;
27
            end
28
        end
29
    end
30
    endmodule
```

Lab - **Hint(3/3)**

```
module SevenDisplay(in,out);
input [3:0] in;
output [6:0] out;
reg [6:0] out;
```

```
alwaysa(in)
begin
    case(in)
        4'd0: out = 7'b1000000;
        4'd1: out = 7'b1111001;
        4'd2: out = 7'b0100100;
        4'd3: out = 7'b0110000;
        4'd4: out = 7'b0011001;
        4'd5: out = 7'b0010010;
        4'd6: out = 7'b0000010;
        4'd7: out = 7'b1111000;
        4'd8: out = 7'b0000000;
        4'd9: out = 7'b0010000;
        4'd10: out = 7'b0001000;
        4'd11: out = 7'b0000011;
        4'd12: out = 7'b1000110;
        4'd13: out = 7'b0100001;
        4'd14: out = 7'b0000110;
        default: out = 7'b0001110;
    endcase
end
```

endmodule

Notice

- 請勿命名中文或數字開頭的資料夾
- Device family 請確認與 FPGA Chip 符合 (10M50DAF484C7G)
- Top module name & Top entity name需要一致
- 在組合電路中, case、if...else...若沒有寫滿, 合成後會產生latch