




Project Arch Final delivery

team 1

Name	Section	B.N				
Aly Ramzy Hassan	1	36				
Mouhamed Khier	2	12				
Nour Ahmed	2	31				
Hager Ahmed	2	34				

Full design:



The unfinished parts of our processor:


- **1-** Cash memory
- 2- Branch prediction

The Modified Test case:

We modified the branch test case by adding one pop instructions after each interrupt
 Because we have some issue in interrupt and the new test case in the final
 assessment folder

One operand file:


Before forwarding without no operation




Hazards faced without forwarding:


- 1- Inc R1 hazard is read after write.
- 2- Not R2 hazard is read after write.
- 3- Dec R2 hazard is read after write.
- 4- Out R1 hazard is read after write.
- 5- Out R2 hazard is read after write.

Before forwarding with no operation(solving the hazards with nop)






After forwarding:



Two operand file:

Before forwarding without no operation




↓ /main/dk	1												
/main/reset	0												
/main/interrupt	0												
→ /main/inport	0000F320	0000F320											
→ /main/outport	00000000	00000000											
II - 4 /main/R0_RegFile	00000000	00000000											
/main/R1_RegFile	00000005	00000005			000	00001D							
/main/R2_RegFile	00000019	00000019						00000064		00000003	0000FFFF	00010063	
/main/R3_RegFile	0000FFFD	0000FFFD											
	0000F320	0000F325											
	00000000	0000FFFF									00000064		
	00000000	00000000	FFFF0CE0	00000000									
/main/R7_RegFile	00000000	00000000											
	FFE	FFE											
Ⅲ — ♦ /main/Flag_RegFile	0000	0000	0010	0001	000	00							


Hazards faced without forwarding:

- 1. SUB R5,R4,R6 hazard is read after write R4 & R5
- 2. AND R7,R6,R6 hazard is read after write R6
- 3. SHR R2,3 hazard is read after write R2
- 4. SWAP R2,R5 hazard is read after write R2
- 5. ADD R5,R2,R2 hazard is read after write R2 & R5

Before forwarding with no operation(solving the hazards with nop)




```
.ORG 2 #this is the interrupt address
100
.ORG 10
     R1
              #add 5 in R1
in
              #add 19 in R2
in
     R2
in
     R3
              #FFFD
in
     R4
              #F320
IADD R3,R5,2 #R5 = FFFF , flags no change
ADD
    R1,R4,R4
                #R4= F325 , C-->0, N-->0, Z-->0
NOP
NOP
                #R6= 0CDA , C-->1, N-->0,Z-->0
SUB
    R5,R4,R6
NOP
NOP
AND
    R7,R6,R6
                 #R6= 00000000 , C-->no change, N-->0, Z-->1
OR
     R2,R1,R1
                 #R1=1D , C--> no change, N-->0, Z--> 0
             \#R2\text{=}64 , C--> 0, N -->0 , Z -->0
SHL
    R2,2
NOP
              #R2=0C , C -->1, N-->0 , Z-->0
SHR
    R2,3
NOP
NOP
SWAP R2,R5
              #R5=0C ,R2=FFFF ,no change for flags
NOP
NOP
ADD
    R5,R2,R2
               #R2= 1000B (C,N,Z= 0)
```




Memory file:


Before forwarding and hazard without no operation




Before forwarding and hazard with no operation(solving the hazards with nop)



After only forwarding but no hazard:





Branch file:

