Pc_Unit

```
29 -- library UNISIM;
30 --use UNISIM.VComponents.all;
 31
 32 entity Pc is
33 Port (input: in STD_LOGIC_VECTOR (31 downto 0);
              output : out STD_LOGIC_VECTOR (31 downto 0);
34
35
              CLK : in STD LOGIC);
37
 38 architecture Behavioral of Pc is
39 signal temp: STD LOGIC VECTOR(31 downto 0) := X"000000000";
4.0
41 begin
42 process (input ,CLK)
43 begin
44
45
      if rising edge(CLK) then
       output <= temp;
46
     end if;
47
48 if falling_edge(CLK) then
       temp <= input;
 49
      end if;
50
52 end process;
53 end Behavioral;
 54
55
```

Pc_Adder

```
ani niiim piimioi.oo in onio oodo.
30 --library UNISIM;
31 -- use UNISIM. VComponents.all;
32
33 entity Pc Adder is
       Port ( i1 : in STD LOGIC VECTOR (31 downto 0);
              i2 : in STD LOGIC VECTOR (31 downto 0);
35
              output : out STD LOGIC VECTOR (31 downto 0));
36
37 end Pc Adder;
39 architecture Behavioral of Pc Adder is
40
41 begin
42
43 output <= i1 + i2;
44
45 end Behavioral;
46
47
```

Branch Adder

```
32
33 entity Adder is
34
       Port ( ip1 : in STD LOGIC VECTOR (31 downto 0);
35
              ip2 : in STD LOGIC VECTOR (31 downto 0);
              op : out STD LOGIC VECTOR (31 downto 0));
36
37 end Adder;
38
39 architecture Behavioral of Adder is
40
41 begin
42
43 op <= ip1 + ip2;
44
45 end Behavioral;
16
```

Instruction_Memory

```
31
32 entity Instruction_Memory is
        Port ( pc : in STD_LOGIC_VECTOR (31 downto 0);
33
                instruction : out STD LOGIC VECTOR (31 downto 0);
                CLK: in STD LOGIC
35
36
                );
37 end Instruction Memory;
38
39 architecture Behavioral of Instruction Memory is
40
41 type arr is array(0 to 23) of STD LOGIC VECTOR (7 downto 0);
42
43 signal memory: arr:= (
44
45 "00000000", "10000101", "000100000", "001000000", -- add $v0, $a0, $a1
46 "10101100", "00000010", "00000000", "00001000", -- sw $v0, 8($Zero)
    "10001100", "00000110", "00000000", "00001000", -- lw $a2, 8($Zero)
47
48 "00010000", "11000010", "00000000", "00000001", -- beq $v0, $a2, 1
49 "00000000", "01000110", "10001000", "00101010", -- slt $s1, $v0, $a2 50 "00000000", "10100100", "10001000", "00100010" -- sub $s1, $a1, $a0
51 );
52
53 begin
54
55
56
           instruction(31 downto 24) <= memory(to_integer(unsigned(pc)));
57
          instruction (23 downto 16) <= memory (to integer (unsigned (pc) +1));
          instruction(15 downto 8) <= memory(to integer(unsigned(pc)+2));
58
59
           instruction(7 downto 0) <= memory(to integer(unsigned(pc)+3));
60
61
62 end Behavioral;
63
```

Control_Unit

```
32 entity control is
33 Port ( Operation : in STD_LOGIC_VECTOR (5 downto 0); 69
                         Operation: in STD_LOGIC_VECTOR (5 downto 0);
RegDst: out STD_LOGIC;
AluSrc: out STD_LOGIC;
Memoryreg: out STD_LOGIC;
MemWrite: out STD_LOGIC;
MemWrite: out STD_LOGIC;
Branch: out STD_LOGIC;
AluOp: out STD_LOGIC;
AluOp: out STD_LOGIC_VECTOR (1 downto 0));
1.
                                                                                                          70
                                                                                                                        elsif Operation = "101011" then
                                                                                                          71
                                                                                                                                       RegDst <= '1';
                                                                                                          72
                                                                                                                                      AluSrc <= '1';
39 Me
40 Br
41 Al
42 end control;
                                                                                                                                     Memoryreg <= '1';
                                                                                                          73
                                                                                                          74
                                                                                                                                     RegWrite <= '0';
42 end control;
43
44 architecture Behavioral of control is
45
46 begin
47
48 process(Operation)
49 begin
50
                                                                                                          75
                                                                                                                                     MemRead <= '0';</pre>
                                                                                                                                     MemWrite <= '1';</pre>
                                                                                                          76
                                                                                                          77
                                                                                                                                     Branch <= '0';
                                                                                                          78
                                                                                                                                     AluOp <= "00";
                                                                                                                       elsif Operation <= "000100" then
                                                                                                          79
           if Operation = "000000" then
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
                                                                                                          80
                                                                                                                                     RegDst <= '1';
                       ration = "000000" ti

RegDst <= '1';

AluSrc <= '0';

Memoryreg <= '0';

RegWrite <= '1';

MemRead <= '0';

MemWrite <= '0';
                                                                                                                                     AluSrc <= '0';
                                                                                                          81
                                                                                                                                     Memoryreg <= '1';
                                                                                                          82
                                                                                                                                     RegWrite <= '0';
                                                                                                          83
          Branch <= '0';
AluOp <= "10";
elsif Operation = "100011"then
                                                                                                          84
                                                                                                                                      MemRead <= '0';
                                                                                                                                      MemWrite <= '0';
                                                                                                          85
                      Operation = "100011
RegDst <= '0';
AluSrc <= '1';
Memoryreg <= '1';
RegWrite <= '1';
MemRead <= '1';</pre>
                                                                                                                                      Branch <= '1';
                                                                                                          86
                                                                                                                                      AluOp <= "01";
                                                                                                         87
                                                                                                                                       end if;
                                                                                                          88
                       MemWrite <= '0';
Branch <= '0';
AluOp <= "00";
                                                                                                          89 end process:
```

Mux_RegDst

```
entity MemReg Mux is
    Port ( i1 : in STD_LOGIC_VECTOR (4 downto 0);
           i2 : in STD LOGIC VECTOR (4 downto 0);
           sel line : in STD LOGIC;
           output : out STD LOGIC VECTOR (4 downto 0));
end MemReg Mux;
architecture Behavioral of MemReg Mux is
begin
process (i1,i2,sel line)
begin
   if sel line = '0' then
      output <= i1;
   else
      output <= i2;
   end if;
end process;
end Behavioral;
```

```
31
                             2 entity Memory Mux is
                                   Port ( i1 : in STD_LOGIC_VECTOR (31 downto 0);
                             33
                                             i2 : in STD LOGIC VECTOR (31 downto 0);
                             34
                                             sel line : in STD LOGIC;
                             35
                             36
                                             output : out STD LOGIC VECTOR (31 downto 0));
                             37 end Memory Mux;
                             38
Mux_Memory
                             39 architecture Behavioral of Memory Mux is
                             10
                             11 begin
                             12 process (i1,i2,sel line)
                             13 begin
                                   if sel line <= '0' then
                             4
                                     output <= i1;
                             15
                                    else
                             16
                             17
                                      output <= i2;
                                   end if;
                             18
                             19 end process;
                             i0 end Behavioral;
                             51
                             1
                             2 entity Alu Mux is
                                  Port (i1: in STD LOGIC VECTOR (31 downto 0);
                             3
                                          i2 : in STD LOGIC VECTOR (31 downto 0);
                                          sel_line : in STD_LOGIC;
                             5
Mux_Alu
                             6
                                          output : out STD LOGIC VECTOR (31 downto 0));
                             7 end Alu_Mux;
                             9 architecture Behavioral of Alu Mux is
                             1 begin
                             2 process (i1,i2,sel line)
                             3 begin
                                 if sel line = '0' then
                                   output <= i1;
                             5
                             7
                                    output <= i2;
                             8
                                     end if;
                             9 end process;
                             0 end Behavioral;
                            29 --library UNISIM;
                              30 --use UNISIM.VComponents.all;
                              31
                              32 entity Pc Mux is
                              33 Port (i1: in STD_LOGIC_VECTOR (31 downto 0);
34 i2: in STD_LOGIC_VECTOR (31 downto 0);
35 sel_line: in STD_LOGIC;
                              36
                                           output : out STD LOGIC VECTOR (31 downto 0));
Mux Pc
                              37 end Pc_Mux;
                              38
                              39 architecture Behavioral of Pc Mux is
                              40
                              41 begin
                              42 process (i1 , i2 ,sel_line)
                              43 begin
                                  if(sel_line = '0') then
                              44
                                     output <= i1;
                              45
                              46 elsif(sel_line = '1') then
                                      output <= i2;
                              47
                              48
                              49 end if;
```

50 end process; 51 end Behavioral;

52

Register_File

```
31
32 entity RegFile is
33
        Port ( read_Reg1 : in STD_LOGIC_VECTOR (4 downto 0);
               read_Reg2 : in STD_LOGIC_VECTOR (4 downto 0);
write_Reg : in STD_LOGIC_VECTOR (4 downto 0);
34
35
               write_data : in STD_LOGIC_VECTOR (31 downto 0);
36
               read data1 : out STD LOGIC VECTOR (31 downto 0);
37
38
               read_data2 : out STD_LOGIC_VECTOR (31 downto 0);
               CLK: in STD_LOGIC;
39
40
               RegWrite : in STD LOGIC);
41 end RegFile;
42
43
    architecture Behavioral of RegFile is
44
    type RegFileType is array (0 to 31) of STD_LOGIC_VECTOR (31 downto 0);
45
46
47 signal array reg : RegFileType := ( X"000000000", X"00000000", X"00000000", X"000000000",
                                        48
49
50
                                        x"00000000", x"00000000", x"00000000", x"00000000",
51
                                        x"00000000", x"00000000", x"00000000", x"00000000",
52
                                        x"00000000", x"00000000", x"00000000", x"00000000",
53
                                        x"00000000", x"00000000", x"00000000", x"00000000");
54
55
56
57 begin
58 read_data1 <= array_reg(to_integer(unsigned(read_Reg1)));</pre>
59 read_data2 <= array_reg(to_integer(unsigned(read_Reg2)));</pre>
61 process (RegWrite, CLK)
62 begin
      if (RegWrite = '1' and rising_edge(CLK)) then
63
          array_reg(to_integer(unsigned(write_Reg))) <= write_data;</pre>
64
65
66
      end if;
67 end process;
68 end Behavioral;
69
                         entity Sign Extend is
                             Port ( input : in STD LOGIC VECTOR (15 downto 0);
                                    output : out STD LOGIC VECTOR (31 downto 0));
                         end Sign Extend;
                         architecture Behavioral of Sign Extend is
```

Sign Extend

```
architecture Behavioral of Sign_Extend is
begin
process (input)
begin
output(15 downto 0) <= input(15 downto 0);
if input(15) = '0' then
   output(31 downto 16) <= X"00000";
elsif input(15) = '1' then
   output(31 downto 16) <= X"FFFF";
end if;
end process;
end Behavioral;</pre>
```

Shift_Left_2

```
entity shift_left_32_32 is
    Port ( input : in STD_LOGIC_VECTOR (31 downto 0);
        output : out STD_LOGIC_VECTOR (31 downto 0));
end shift_left_32_32;
architecture Behavioral of shift_left_32_32 is
begin
output(31 downto 2) <= input(29 downto 0);
output(1 downto 0) <= "00";
end Behavioral;</pre>
```

Alu_Control

```
2 entity Alu Control is
      Port (AluOp : in STD LOGIC VECTOR (1 downto 0);
             Instruction : in STD_LOGIC_VECTOR (5 downto 0);
             operation : out STD LOGIC VECTOR (3 downto 0));
6 end Alu_Control;
3 architecture Behavioral of Alu Control is
) begin
2 process(AluOp, Instruction)
3 begin
5 	ext{ if (AluOp = "00") then}
   operation <= "0010";
3 elsif AluOp = "01" then
     operation <= "0110";
l elsif AluOp = "10" then
    if Instruction(3 downto 0) = "0000" then
        operation <= "0010";
    elsif Instruction(3 downto 0) = "0100" then
       operation <= "0000";
    elsif Instruction(3 downto 0) = "0101" then
       operation <= "0001";
     elsif AluOP(1) = '1' then
        if Instruction(3 downto 0) = "0010" then
        operation <= "0110";
        elsif Instruction(3 downto 0) = "1010" then
       operation <= "0111";
       end if;
     end if;
  elsif AluOP(1) = '1' then
        if Instruction(3 downto 0) = "0010" then
        operation <= "0110";
        elsif Instruction(3 downto 0) = "1010" then
       operation <= "0111";
    end if;
   end if:
  end process;
```

Alu_Unit


```
JJ
34 entity ALU is
     Port ( A : in STD_LOGIC_VECTOR (31 downto 0);
35
              B : in STD_LOGIC_VECTOR (31 downto 0);
AluOperation : in STD_LOGIC_VECTOR (3 downto 0);
36
37
              Zero : out STD LOGIC;
38
              res : out STD_LOGIC_VECTOR (31 downto 0));
39
40 end ALU;
41
42 architecture Behavioral of ALU is
43
44 begin
45 process (A,B,AluOperation)
46 begin
      if AluOperation = "0000" then
47
48
            res <= A AND B;
      elsif AluOperation = "0001" then
49
50
            res <= A OR B;
      elsif AluOperation = "0111" then
51
52
            if A < B then
            res <= X"00000001";
53
            else res <= X"00000000";</pre>
54
            end if;
55
             ena II;
5
      elsif AluOperation = "0010" then
6
7
             res <= A + B;
      elsif AluOperation = "0110" then
8
9
             res <= A - B;
      elsif AluOperation = "1100" then
0
1
             res <= A NOR B;
2
     end if;
3 if A = B then
      Zero <= '1';
4
5 else
      Zero <= '0';</pre>
6
7 end if;
8 end process;
9 end Behavioral;
0
```

Data_Memory


```
32 entity Data Memory is
       Port ( Address : in STD LOGIC VECTOR (31 downto 0);
33
34
              write Data : in STD LOGIC VECTOR (31 downto 0);
              read Data : out STD LOGIC VECTOR (31 downto 0);
35
              mem_read : in STD_LOGIC;
36
              mem_write : in STD_LOGIC;
37
38
              CLK: in STD LOGIC);
39 end Data Memory;
40
41
      architecture Behavioral of Data Memory is
42
43 type Data_Memory_Type is array (0 to 35) of STD LOGIC VECTOR (7 downto 0);
44
45 signal array Memory : Data Memory Type := (
                                        X"AB", X"CD", X"EF", X"00",
46
47
                                        X"75", X"74", X"65", X"72",
                                        X"20", X"41", X"72", X"63",
48
                                        X"68", X"69", X"74", X"65",
X"12", X"34", X"56", X"78",
49
50
                                        X"7F", X"7F", X"7D", X"7D",
51
                                       X"00", X"00", X"00", X"00",
52
                                       X"78", X"78", X"6A", X"6A",
53
                                        X"00", X"00", X"00", X"01");
54
55 begin
56
54
                                            A UU , A UU , A UU , A UI J,
55 begin
57 process(Address, mem read, mem write, CLK)
        if (mem read = '1' and mem write = '0') then
59
           read Data(31 downto 24) <= array Memory(to integer(unsigned(Address)));</pre>
60
           read Data(23 downto 16) <= array Memory(to integer(unsigned(Address)+1));</pre>
61
           read Data(15 downto 8) <= array Memory(to integer(unsigned(Address)+2));</pre>
62
           read Data(7 downto 0) <= array Memory(to integer(unsigned(Address)+3));</pre>
63
64
65
        elsif (mem read = '0' and mem write = '1' and rising edge (CLK) ) then
66
67
           array Memory(to integer(unsigned(Address))) <= write Data(31 downto 24);</pre>
           array Memory(to integer(unsigned(Address)+1)) <= write Data(23 downto 16);
68
69
           array Memory(to integer(unsigned(Address)+2)) <= write Data(15 downto 8);</pre>
70
           array Memory(to integer(unsigned(Address)+3)) <= write Data(7 downto 0);</pre>
71
        end if;
72
73 end process;
74 end Behavioral;
75
```

ADD \$v0, \$a0, \$a1

\$v0 = 12




SW \$V0, 8(\$ZERO)




LW \$a2, \$8(\$Zero)

\$a2 = 12



Beq \$v0, \$a2, Good_Processor



Sub \$s1, \$a1, \$a0

\$a1 - \$a0 = 7 - 5 = 2

\$s1 = 2

