## Formal Techniques For Safer Signalling Systems

**DisCoRail 2019 - International Workshop on Distributed Computing in Future Railway Systems** 



Lyngby, Denmark, June 17th 2019

Thierry Lecomte
R&D Director, CLEARSY

thierry.lecomte@clearsy.com



2006

#### FORMAL DATA VALIDATION

2013

SYSTEM LEVEL FORMAL ANALYSIS 2018

DESIGN FORMAL V&V 99

DEFECT-FREE SOFTWARE

2019

CLEARSY SAFETY PLATFORM

System spec

System design

Software

**Execution platform** 

## DEFECT-FREE SOFTWARE


#### **B METHOD**


http://www.methode-b.com/

Assigning programs to meanings
Programs proved to comply with specification



#### **FORMAL SOFTWARE DEVELOPMENT**





#### **FORMAL SOFTWARE DEVELOPMENT**

« Only inactive sequences can be added to the active sequences execution queue. »

Natural language requirement

```
activation_sequence = /* Activation d'une séquence non active */
PRE ¬(sequences = sequences_actives) THEN

ANY sequ WHERE

sequ ∈ sequences - sequences_actives

THEN

sequences_actives := sequences_actives U {sequ}


END

END;
```

```
activation_sequence = /* Activation d'une séquence non active */
VAR sequ IN
    sequ <-- indexSequenceInactive;
    activeSequence(sequ)
END;</pre>
```

```
void M0__activation_sequence(void)
{
    CTX__SEQUENCES sequ;
    sequence_manager__indexSequenceInactive(&sequ);
    sequence_manager__activeSequence(sequ);
}
```

```
0x01F970 FFFF 8B4C 2440 89C5 8D7D 0C8B 4110 89CE 0x01F980 83C6 0C8D 1485 0000 0000 8D42 0883 F807 0x01F990 7617 F7C7 0400 0000 740F 8B41 0C8D 7D10 0x01F9A0 83C6 0489 450C 8D42 04FC 89C1 C1E9 02F3
```



C generated code

Cyclic software single-thread

Binary code

## DEFECT-FREE SOFTWARE



Météor: A Successful Application of B in a Large Project International Symposium on Formal Methods - FM'99 P. Behm, P. Benoit, A. Faivre, J.-M. Meynadier

Using B as a High Level Programming Language in an Industrial Project: Roissy VAL

International Conference of B and Z Users - ZB 2005 F. Badeau, A. Amelot

Formal method and coded processor ERTS 2006 D. Dollé

#### **B METHOD**

http://www.methode-b.com/

Assigning programs to meanings
Programs proved to comply with specification



#### **ATELIER B**

http://www.atelierb.eu/


Driverless metro Paris L14 Meteor
30% automatic metro worldwide
Maintained & developed by
CLEARSY

FREE TOOL

Solo

### DEFECT-FREE SOFTWARE






#### **Automatic Driving Metro subsystems**

Localization: graph-based algorithms

**Energy control: integer arithmetic (braking curve)** 


**Emergency braking: Boolean predicates** 

**Trackside software (Interlocking)** 





#### METROS AND TRAINS EQUIPPED WITH B SIL4 SOFTWARE



#### **DISSEMINATION: 21 videos – 7 hours**



#### Lecture 0: Marketing video

This video explains why you should follow the MOOC on B and what its expected benefits on your career are.

Level: Basic

Video duration: 02:55



#### Lecture 1: Course Introduction

This video presents the structure of the course, provides an overview of the different kinds of formal methods and specification styles, and tells us some myths on formal methods

Level: Basic

Video duration: 08:43




#### Lecture 2: Overview of the B method

This video briefly introduces the tool Atelier-B, the B and Event-B languages, and some industrial references. The main concepts of B are exposed.

Level: Basic

Video duration: 15:03



#### Lecture 3: The concepts of B

This video presents the founding notions of B: projects, libraries, modules, components, abstract machine, refinement, implementation, and proof.

Level: Basic

Video duration: 09:29



#### Lecture 4 : introduction to Abstract Machines

This video introduces the notion of abstract machines, based on an example that is verified, animated and for which C source code is generated.

Level: Basic

Video duration: 16:31



https://mooc.imd.ufrn.br/





#### Formal Data Validation in the Railways Safety-critical Systems Symposium 2016 T. Lecomte, E. Mottin

### Formally Checking Large Data Sets in the Railways ICFEM 2014

T. Lecomte, L. Burdy, M. Leuschel, F. Mejia

#### Large data sets automatic check

Data involved in the building / execution of safety critical systems

Properties: international standards, national regulations, manufacturer habits, customer requirements

2	A	В	C	D	E	F	G	H	1
1	Name	ID	IP	Type	UpLink	DownLink	Length	GPS 1	GPS 2
2	Route_tx_001	243		R	Route_tx_005	Route_vx_002	345		
3	Route_vx_002	128		R	Route_vx_002	EndLine_000	128		
4	Switch_w_003	256	192.16.4.55	S	Route_vx_128	Route_tx_006	23		
5	Relay_s_004	12	192.16.4.10	Y		7.557		N 50.85 963	0 6.84 201
6	Route_tx_005	3		R	Route_tx_006	Route_vx_128	291		
7	Relay_s_001	55	192.16.4.125	Y					
8	Route_tx_006	22		R	EndLine_001	Route_vx_002	110		
9	Route_vx_128	127		R	Route_tx_006	Route_vx_002	145		
10	Switch_w_009	242	192.16.4.10	5	Route_vx_128	Route_tx_005	34		
11	EndLine_000	0		E		Route_vx_002	1		
12	EndLine_001	1		E	Route_vx_002		1		
13	Signal_xs_002	32	192.16.4.12	G	Route_vx_128		22		
14	Signal_xs_003	33	192.16.4.13	G	Route_tx_006		51		
15	Balise_b_001	301		В	Route_vx_128		0	N 50.85 933	0 6.84 508
16	Balise_b_002	302		В	Route_tx_005		0	N 50.86 123	0 6.84 550

Up to 100,000+ raw data chunks

Are they

- Consistent?
- · Correct?
- · Safe?

## Modelling language based on set theory and first order predicates logic (B mathematical language)


Let the set TrackCircuit = {t1, t2, t3, t4, t5}

t1 t2 t3 t4 t5

Let the function Next ∈ TrackCircuit → TrackCircuit

Example: Next(t1) = t2, Next(t2) = t3, Next(t3) = t4, Next(t4) = t5

Next =  $\{t1 \mapsto t2, t2 \mapsto t3, t3 \mapsto t4, t4 \mapsto t5\}$ 



Let the function KpAbs : TrackCircuit → N

 $\forall x.(x \in TrackCircuit \land x \in dom(Next) \Rightarrow KpAbs (Next(x)) > KpAbs(x))$ 

#### **Industry ready**


Push-button fast verification, replayable at will (hour(s), PARETO law)

ProB model checker improved over 10+ years


Most energy spent on formalizing properties

~85% reuse from project to another

Diverse tool chain if required (SIL4 – T2)



**Tools and projects Urban metro line** and Mainline



#### Well-oiled process

20+ CBTC validated

**Extension to light rail and mainline signalling** 


5000+ properties formally modelled

~85% reuse for a product line

#### **Adaptation:**

- Interfaces with input files
- Modelling language
- Generation of reports
- Integration with in-house process





2013

## SYSTEM LEVEL FORMAL ANALYSIS

2013

#### SYSTEM LEVEL FORMAL ANALYSIS

#### Proof for everyone

#### **Develop** a reasoning:

- with natural language
- based on assumptions
- anyone could understand the proof
- NEVER doubt that properties are logically deduced from these assumptions

#### Using formal proof and B method at system level for industrial projects

**RSSR 2016** 

D. Sabatier

#### Safety analysis of a CBTC system: a rigorous approach with Event-B

**RSSR 2017** 

M. Comptier, D. Déharbe, L. Mussat, P. Thibaut, D. Sabatier

#### **Formal Proofs for the NYCT Line 7 Modernization Project** ABZ 2012

D. Sabatier, L. Burdy, J. Guéry

#### **Evidence that the system is safe:**

- Not only because good reputation of the system's supplier
- Not only because independent experts say it is safe
- Using a reasoning that can be re-checked at any time

Evidence using logics validated by a formal tool (Event-B proof)

#### SYSTEM LEVEL FORMAL ANALYSIS

#### Not a "model of everything" like ...

Atelier de Modélisation de l'Environnement de la Ligne A




- simulates all systems: signaling, tracks, energy control and rolling stock
- contains 2M+ variables
- requires several computers to run the whole simulation of the RER A







#### SYSTEM LEVEL FORMAL ANALYSIS



2013

#### SYSTEM LEVEL FORMAL ANALYSIS

#### **NYCT Flushing (several men.years)**

understanding how and why US signaling rules work and why CBTC would integrate safely:

- Write in a document a precursor of the proof of a property:
  - Using only well defined assumptions

More invasive than an ISA

- Using only logics
- Explain how the property can be deduced
- Requires the help of the domain experts
- 60% of the total workload
- Convert the previous work into Event-B-models such that the proof of these models are equivalent to the previous reasoning
  - standalone Event-B work
  - 40% of the total workload

#### **NYCT Culver**

Model reuse 50% workload saved

#### RATP OCTYS CBTC

OCTYS to be deployed in all non automatic metro lines in Paris
Safety issue detected in the specification

2018

DESIGN FORMAL V&V

#### DESIGN FORMAL V&V

#### Linking spec with implementation details

#### Same approach:

- Write in a document a precursor of the proof of a property:
  - Using also B models / source code
- Convert the previous work into Event-B-models such that the proof of these models are equivalent to the previous reasoning
  - standalone Event-B work
- Alternative to "traditional" design and safety analysis methods based on scenario

Property-Based Modelling and Validation of a CBTC Zone Controller in Event-B


**RSSR 2019** 

M. Comptier, M. Leuschel, F. Mejia, J.M. Perez

#### DESIGN FORMAL V&V

#### Mixing modelling for proof and for animation

Prove model Verify that the model is able to play scenarios



#### DESIGN FORMAL V&V

#### Linking spec with implementation details

#### **Main results:**

- Retrieve and/or explain clearly the fundamental design principles
- Exhibit and explain formally the assumptions mandatory to demonstrate the conformity of the design wrt the system needs
- Carrying the proof with Atelier B guarantees that the demonstration is mathematically correct
- Retrieve and formalize the historical reasoning of the designers and keep track of their justification
- Identify complexity that is not necessary to maintain the properties
- Functional improvements and performance gains
- Possibly detect corner cases where the properties are not fulfilled
- The approach is pragmatic with a rapid delivery of concrete results



2019

### CLEARSY SAFETY PLATFORM



COPPILOT.M Stockholm application « série A »

implementing the SIL3 safety function

"Automatic Sliding Doors (ASD) Opening Authorization"



#### Safety for everyone

#### **Developing a SIL3/4 system is difficult:**

- Requires rare and overbooked « Leonardo Da Vinci » engineers
  - Need for understanding / mastering all details (hardware, software, environment, sensors, actuators, etc.)
  - Far from « it compiles, hence it works »
- The safety case has to demonstrate the safety

Double cœur et preuve formelle pour automatismes SIL4 LambdaMu 2016

T. Lecomte

**Formal Methods in Safety-Critical Railway Systems**SBMF 2007

T. Lecomte, T. Servat, G. Pouzancre

**Applying a Formal Method in Industry: A 25-Year Trajectory** SBMF 2017

T. Lecomte, D. Déharbe, E. Prun, E. Mottin

« Only inactive sequences can be added to the active sequences execution queue. »

0x01F990 7617 F7C7 0400 0000 740F 8B41 0C8D 7D10 0x01F9A0 83C6 0489 450C 8D42 04FC 89C1 C1E9 02F3 Natural language requirement

```
activation_sequence = /* Activation d'une séquence non active */
PRE ¬(sequences = sequences_actives) THEN
                                                                                                                 Proof (coherence)
    ANY sequ WHERE
        sequ ∈ sequences - sequences actives
                                                                                   B Specification
        sequences_actives := sequences_actives U {sequ}
    END
END;
                                                                                              Proof (refinement)
 activation sequence = /* Activation d'une séquence non active */
 VAR sequ IN
                                                                                 B Implementation
     sequ <-- indexSequenceInactive;</pre>
     activeSequence (sequ)
                                                                                                                 Proof (coherence)
 END;
void M0__activation_sequence(void)
   CTX__SEQUENCES sequ;
                                                                                 C generated code
   sequence manager indexSequenceInactive(&sequ);
   sequence manager activeSequence(sequ);
0x01F970 FFFF 8B4C 2440 89C5 8D7D 0C8B 4110 89CE
0x01F980 83C6 0C8D 1485 0000 0000 8D42 0883 F807
                                                                                     Binary code
```

#### **B + SAFE PLATFORM**

« Only inactive sequences can be added to the active sequences execution queue. »

Natural language requirement

```
activation_sequence = /* Activation d'une séquence non active */
PRE ¬(sequences = sequences_actives) THEN
    ANY sequ WHERE
        sequ ∈ sequences - sequences actives
        sequences actives := sequences actives U {sequ}
    END
END;
 activation sequence = /* Activation d'une séquence non active */
 VAR segu IN
     sequ <-- indexSequenceInactive;</pre>
     activeSequence(sequ)
 END;
void M0__activation_sequence(void)
   CTX SEQUENCES sequ;
   sequence manager indexSequenceInactive(&sequ);
   sequence_manager_activeSequence(sequ);
0x01F970 FFFF 8B4C 2440 89C5 8D7D 0C8B 4110 89CE
0x01F980 83C6 0C8D 1485 0000 0000 8D42 0883 F807
0x01F990 7617 F7C7 0400 0000 740F 8B41 0C8D 7D10
0x01F9A0 83C6 0489 450C 8D42 04FC 89C1 C1E9 02F3
```

```
Proof (coherence)
 B Specification
           Proof (refinement)
B Implementation
                            Proof (coherence)
C generated code
   Binary code
```







#### **ARCHITECTURE & PROCESS** µC1 Program Program Compiler Binary 1 Binary 1 Sequencer Sequencer verification Implementable Function B model Safety library B model Safety library C translator Binary 2 Compiler **Automatic** verification proof µC2 Coherency, no Program programming error verification Safety library Outputs deactivated in case of misbehaviour

#### CSSP takes care of all safety verifications

#### If a divergent behaviour is detected

- one of the 4 software instances behaves differently
- one UC behaves differently

#### or if a structural error is detected

- bad CRC on memory
- UC unable to execute an operation properly
- etc.

Verification intra-MCU 13 000 per second

Verification inter-MCU 48 per second

measured on Clock example

Verification deferred over several cycles



then the detecting UC reboots

#### **B MODEL GENERATED**

```
inputs logic outputs logic_i outputs_i
```

```
read inputs =
BEGIN
    I0 <-- read global input(0);</pre>
    I1 <-- read global input(1);</pre>
    I2 <-- read global input(2)
END;
po <-- get I0 =
BEGIN
    po <-- read global input(0)
END;
po <-- get I1 =
BEGIN
    po <-- read global input(1)
END;
po <-- get I2 =
BEGIN
    po <-- read global input(2)
END
```

```
Syntax:

pp <-- ff(vv)

represents a call to operation

ff(vv)

that returns the value pp
```


```
user logic = skip;
                                           write outputs =
                                           VAR
po <-- get 00 =
                                               lsb
BEGIN
                                           IN
                           used by
    po := 00
                                               lsb: (lsb : uint8 t);
END;
                                             Isb <-- get 00;</p>
po <-- get 01 =
                                               write global output (0, lsb);
BEGIN
                           used by
    po := 01
                                             ▶ lsb <-- get 01;</p>
                                               write global output (1, 1sb)
END
                                           END
```

\_ca//

Programming CSSP is mainly implementing user\_logic OPERATION


- Reading inputs values with get\_IO, get\_I1 and get\_I2
- Modifying the variables O0 and O1

#### **FORMAL IDE**




#### **CSSP IN ACTION**


#### Replace relay-based installation for temporary works




#### **CSSP IN ACTION**



#### **CSSP IN ACTION**



- (System-level) model proved to avoid collision
- POC fully developed in 2 weeks



#### **FORMAL METHODS**

#### **SAFETY**




Starter Kit SKO

Programmable with B
Connection with DSL to avoid expert transaction
Detection of divergent behaviour
100 MIPS available
SIL4 ready
Building blocks already certified:

- São Paulo L15, 2017
- Stockholm Citybanan, 2017
- NYCT 2019, ongoing

Board SKO available for education Q2 2019 Pedagogical kit containing:

- a user manual
- models and programs
- examples including other computers



Starter Kit SK1

## Formal Techniques For Safer Signalling Systems

**REX & PERSPECTIVES** 

#### **FORMAL METHODS NOT PANACEA**

#### **FORMAL REQUIRES PRECISION**


"THE DEVIL IS IN DETAILS"

#### **FORMAL SOFTWARE DEVELOPMENT**

- « There is overEnergy iff I can find a <u>track section</u> <u>starting</u> at X2M, complying with the <u>dynamic</u> <u>chaining of blocks</u>, on which I can
- either find a <u>restriction</u> <u>belonging</u> to a block such as the energy on that restriction, computed by summing <u>deltas of energy</u> of all restrictions located <u>between</u> X2MRes and this restriction, is greater than the <u>energy associated</u> to this restriction,

- or find 2 restrictions belonging to the <u>EOA</u> block, one being before the track section under consideration, the other after the track section, such as the energy associated to the EOA by <u>using</u> these restrictions is positive. »

[Extract from Automatic Train Protection specification]



#### **FORMAL SOFTWARE DEVELOPMENT**

```
p over := bool (#(over track). ((over track: seg(t block * t direction) & over track /= {} & first (over track) = p X2MBlock |> p X2MDir & ! ii. (ii: 1... size (
over track) - 1 => (over track) (ii): dom (sidb nextBlock) & ! ii. (ii:1.. size (over track) => sidb nextBlock ((over track)(ii)) = (over track) (ii+1)) & (#
(over res). ((over res: sidb restrictionApplicable & (#ii.(ii: dom (over track) & ((prj2(t block, t direction)(over track(ii))) = c up => over res: ran (
sgd_blockUpRestrictionSeq ((prj1(t_block,t_direction)(over_track(ii))))))&((prj2(t_block,t_direction)(over_track(ii)))=c_down=>over_res:ran(
sgd_blockDownRestrictionSeq ( ( prj1 ( t_block , t_direction ) ( over_track ( ii ) ) ) ) ) & ( ii = 1 => not ( over_res <= p_X2MRes ) ) & p_X2MSSWorst + p_X2MDSS + (
SIGMA(jj).(jj:1..ii | SIGMA(pre res).(pre res:t restriction & ((prj2(t block, t direction)(over track(jj))) = c up => pre res:ran(
sgd_blockUpRestrictionSeq ( ( prj1 ( t_block, t_direction ) ( over_track ( jj ) ) ) ) & ( ( prj2 ( t_block , t_direction ) ( over_track ( jj ) ) ) = c_down => pre_res : ran (
sgd_blockDownRestrictionSeq ( ( prj1 ( t_block , t_direction ) ( over_track ( jj ) ) ) ) ) & ( jj = 1 => not ( pre_res <= p_X2MRes ) ) & ( jj = ii => not ( pre_res >= over_res )
) | sgd restrictionDeltaSqSpeed (pre res )))) > sgd restrictionSquareSpeed (over res ) & (over res : sgd_restrictionFront => p_X2MResDist + ((SIGMA (ti). (ti :
1.. ii | sgd blockLength ((prj1(t block, t direction)((over track)(ti)))))({c down|>sgd blockLength(p X2MBlock)sgd restrictionAbs(p X2MRes), c up
|>sgd restrictionAbs(p X2MRes) (p X2MDir))({c down|>sgd restrictionAbs(over res), c up |>sgd blockLength((prj1(t block, t direction)((over track)))
)(ii))))sgd restrictionAbs (over res)}((prj2(t block,t direction)((over track)(ii)))))+sgd restrictionLength(over res)>loc locationUncertainty+
c trainLength)))))or(#(eoa res, res after eoa, ii).(eoa res:t restriction & res after eoa:t restriction & ii:dom(over track)&p EOABlock = (prj1(
t block, t direction)(over track(ii)) & (ii = 1 => p X2MRes <= eoa res) & ((prj2(t block, t direction)(over track(ii))) = c up => eoa res: ran(
sgd blockUpRestrictionSeq(p EOABlock)) & res after eoa: ran(sgd blockUpRestrictionSeq(p EOABlock)) & sgd restrictionAbs(eoa res) <= p EOAAbs &
p EOAAbs < sgd restrictionAbs (res after eoa) &!ri.(ri:ran(sgd blockUpRestrictionSeg(p EOABlock)) => ri <= eoa res or res after eoa <= ri) & ((prj2(
t block, t direction)(over track(ii))) = c down => eoa res: ran(sgd blockDownRestrictionSeq(p EOABlock))& res after eoa: ran(
sgd_blockDownRestrictionSeq ( p_EOABlock ) & sgd_restrictionAbs ( eoa_res ) >= p_EOAAbs & p_EOAAbs > sgd_restrictionAbs ( res_after_eoa ) & ! ri . ( ri : ran (
sgd_blockDownRestrictionSeq(p_EOABlock)) => ri <= eoa_res or res_after_eoa <= ri)) & p_X2MSSWorst + p_X2MDSS + (SIGMA (jj) . (jj : 1 .. ii | SIGMA (pre_res))
. (pre_res:t_restriction & ((prj2(t_block,t_direction)(over_track(jj))) = c_up => pre_res: ran(sgd_blockUpRestrictionSeq((prj1(t_block,t_direction)(
over track(jj))))))&((prj2(t block, t direction)(over track(jj)))=c down=>pre res:ran(sgd blockDownRestrictionSeg((prj1(t block, t direction)(
over track (ii ))))) & (ij = 1 => not (pre_res <= p_X2MRes)) & (ij = ii => pre_res <= eoa_res) | sgd_restrictionDeltaSqSpeed (pre_res)))) ({ c_up |>(
sgd restrictionAccel (eoa res)*((sgd restrictionAbs (res after eoa) p EOAAbs)/1024))/2, c down |>(sgd restrictionAccel (eoa res)*((p EOAAbs
sgd_restrictionAbs (res_after_eoa))/1024))/2}((prj2(t_block, t_direction)(over_track(ii))))>0))or(#(eoa_res, ii).(eoa_res:t_restriction&ii:dom
(over track) & (ii = 1 => not (eoa res <= p X2MRes)) & p EOABlock = (prj1(t block, t direction) (over track(ii))) & ((prj2(t block, t direction))
over track(ii))) = c up => eoa res : ran (sgd blockUpRestrictionSeq (p_EOABlock)) & eoa_res = last(sgd_blockUpRestrictionSeq (p_EOABlock)) &
sgd restrictionAbs (eoa res) <= p EOAAbs) & ((prj2(t block, t direction)(over track(ii))) = c down => eoa res: ran(sgd blockDownRestrictionSeg(
p EOABlock)) & eoa res = last (sgd blockDownRestrictionSeq (p EOABlock)) & sgd restrictionAbs (eoa res) >= p EOAAbs) & p X2MSSWorst + p X2MDSS + (
SIGMA(jj).(jj:1..ii | SIGMA(pre res).(pre res:t restriction & ((prj2(t block, t direction)(over track(jj))) = c up => pre res:ran(
sgd_blockUpRestrictionSeq ( ( prj1 ( t_block , t_direction ) ( over_track ( jj ) ) ) ) & ( ( prj2 ( t_block , t_direction ) ( over_track ( jj ) ) ) = c_down => pre_res : ran(
sgd blockDownRestrictionSeq ((prj1(t block, t direction)(over track(jj))))))&(jj = 1 => not(pre res <= p X2MRes))&(jj = ii => not(pre res >= eoa res)
) | sgd_restrictionDeltaSqSpeed ( pre_res ) ) ) ) + ( { c_up |> ( sgd_restrictionAccel ( eoa_res ) * ( ( p_EOAAbs sgd_restrictionAbs ( eoa_res ) ) / 1024 ) ) / 2 , c_down |>
(sgd_restrictionAccel(eoa_res)*((sgd_restrictionAbs(eoa_res)p_EOAAbs)/1024))/2}((prj2(t_block,t_direction)(over_track(ii))))>0))
```

For each GradientTopology (GradientTopology.BOT-Zone) totally included in a segment, a Gradient (Gradient.BOT-Zone) is created with the same attributes.

For GradientTopology intersecting different segments, several Gradients (Gradient.BOT-Zone) are created so that each of them is located in only one segment.

When the gradient is constant (GradientTopology.isConstant = Yes):

- the variable gradient information (Gradient. Variable Gradient) is not set.
- the constant gradient information is set with the same information of GradientTopology for both parts.
- the elevationDifference.elevationEnd of the part1 and elevationDifference.elevationStart of the part2 (reference to the above figure) are equal to elevationStart + gradient\*Length1.
  - the information is Constant is set to Yes for both parts.

When the gradient is not constant (GradientTopology.isConstant = No):

- the constant gradient information (ConstantGradient) is not set.
- the elevationDifference.elevationEnd of the part1 and elevationDifference.elevationStart of the part2 (reference to the above figure) are equal to elevationStart +2\*radius\*sin(Length1/ (2\*radius))\*sin(gradientStart +Length1/ (2\*radius)).
- the information radius and transitionCurveType of the variableGradient information are the same for both parts (as initial GradientTopology information) .
  - the information gradientEnd for part1 and gradientStart of part2 for variableGradient information are set to (gradientEnd-gradientStart)/(Length1 + Length2)\*Length1 + gradientStart.
    - the information is Constant is set to No for both Part.



40 lines

#### **TECHNOLOGY IS MATURE BUT REQUIRES MATURITY**

WHAT YOU GET IS WHAT YOU PROVED

**USE FORMAL METHODS WITH CARE** 

**TOOLING PRICE NOT A PROBLEM** 

#### **HELP TO KEEP / RECOVER CONTROL**

"WHY WAS IT DESIGNED THIS WAY?"

"IS THIS DESIGN CORRECT / COHERENT / SAFE?"

#### **ROOM FOR RESEARCH**

**NEED (MORE) OVERLAP BETWEEN ACTIVITIES** 

HOT TOPICS: CENTRAL vs DISTRIBUTED, CYBER PHYSICAL SYSTEMS,

**CO-ENGINEERING (SAFETY/SECURITY), etc.** 

# Thank you for your attention



Lyngby, Denmark, June 17th 2019

Thierry Lecomte

R&D Director, CLEARSY

thierry.lecomte@clearsy.com

