PQ Solotions 2017 0 The process in the above behavioure description uses the Samuella If Statement architecture Behavioural or JK Flyflop is -- signal declaration Signal gramp, ghartemp : 5td-logic i= '0'; begin Q <= gtemp

The car	Qbox 4= ala 1
20 m	Qbar <= qbartemp
	TO SHAND THE STOWN
P. Sula	process (CIM, reset)
t,	bogin
M-12017 - 580	If (reset = (1)) then
2º CEDER	qtemp <= (0);
	abartamp L= (179)
	wait until rising edge (CIK); - wait statement here
	if (i= '0' and K= '0') then
	NULL'S
- Soldeneins	elself (i= 'o' and k= (1') then I
ent o	geomp 2= 603 bis produced
toon	qtempbar &= (1)3
	elseff (i= (i) and K= (o)) then
	gtemp <= (1);
	9 temphar L= (0) is
	else
	gtemp <= not gtemp
	gtemphar <= not gtemphar
instant,	solvendlett promise and indicate and indicat
West a	
CP ST	end process
30	end Behavioura)

111)	The form of wait statement used is the
	'wait until condition'. It provides form or
	wait statement provides a condition or conditions
	which serve as the sensitivity signals which will
	become the sensitivity channels of the process. Wherever
	an event occurs on a signal to which the process is
	senstive, the process is reactivated.
Lucti	w 1 (AID) also - matein light dista
(4	wait until condition 6 = 10 =
	ELIUM .
0)	In the process statement, the MULL statement
	does nothing and exception simply me the
	program simply moves to executing the next
	condition.
(11)	if condition then
	statements
	endir much that a series
	201 100 100 to 100 = 2 201 102 to
(b)	The Yntopart One of the major differences
	between procedures and functions is that
	the major invocation or a procedure is a

statement while the invocation of of a function 13 an expression. Also, functions are intended to be used strictly for computing values and not changing the value of objects associated with the function formal parameters, theorem all parameters must be made in and must be of class signal or constant. Procedus on the other hand permitted to change the value perameters maning its parameters and be made in out and most of short of Another notable difference is that the function, unlike the procedure must declare a return type (=11/1) 2017 (2) 1001 a" Signals are used to define + frostly, each dote pathway has a type assocrated. with it. The type defines a vange or values which a may be passed over the pathway to a data pathway whose type is integer cannot contain a value of type bit, or a real number or any type Other than the integer

whole a me	Secondly, all communications between processes
	taxes place over these data pathon pathways. The
Minds horve	taxes place over these data pathing pathways. The
I solt prisa	the pathway generales a value and another side
method	recolves the value
	and comment of the second of t
	P1: Process
	Variable B: Integer: = 13
	Bogin
	Loop 1:
	for A in 1 to 12 loop 11 (100)
Instance site	B:= 400
Lead and a	Loop 2: 100p
	CANA DE
	next Loop Tewhon B < (A**2)
	end in the second of the secon
Laurages oc.	B:= B/A
7001	end loop Loop 2
selfed ALX	end loop Loop!
	Wait's
	end process;
-36 (19	AC VIOLOS)


iii) next loop-label when condition In VHOL, the wait statement works by activation and suspension. When a wait statement is executed inside a process, it suspends the process and the conditions for its reachivation are set. There are three different Kinds of condition that and they are: timeout, condition and organal sensitivity . These imas or conditions can be mixed together in the wart statements or sent the default may be used. They are shown below! wait; -- in definite suspension wait on signal-list; wait until condition; wait for time-expression; - T times out COM: IN SIES COUT : OUT SIES 2617 3) 82,2816/02 Q variable name = empressions Narrable assignment replaces the value or a variable object with new value obtained by evaluating the expression on the test hand side of the assignment

2017
3ai i) Component
11) Port
(iii) Signal
Madding the set touchaste and solding
i) Component and be soon building block of hardware
description. All gotes, this and boards can be
seen as components
ill Port is the component's point of connection to
the world, the point through which data flows in
and out or the component
tri) A signal is a path from one component to
another components the path along which data
flows between component.
FA3: FA_IB POLIT MAP (A(3), B(3), C(3), (S(3), C(3));
Industria bana


6	dibrary (IEEE 34 60 = (0)41) alodo
	USe 1000. 5td-logic_1164.all3
	use ieee std-logic-arith-allig
E (9=1	use lece. std logic-unsigned-alls
((1)	
	to be cont
70 = 6	architecture 4b-foll-adder is
100	PORT (A, B: IN BILVECTOR (3 downto 0) &
	CIH: IN BITS COUT OUT bit 3
1,20003	
	end 4b-full-adder and ha
	The stray and the
	architecture Behavioural or 46-full adder is
	signal C: bit-vector (3 down to 0);
	begin Hertolland bio week Act
	process (A,B,CIH)
Jesebile	a spoul begin sould med a long
	toria 0 to 3 top

CH-	if A(1) = '0' and B(1) = '0' then C(1) = (1';
	IF CIM = (1) THEM S(1) <= (1)3
	else s(i) <= (o) 5
	end if
	else if ((A(D)=(0' AND B(D)=(1' and CIM=(0')
	Oh (B(D)=6) and A(D)=1 and CIM=(0))
	then S(0) <= (1); (1) <= (0)
	else 1 F ((A(0) = (0) and B(0) = (1) and CIM = (1)).
	OR (A(O) = 10) and B(O) = 10' and CIH = (1))
	· then 5(0) <=(0); ((1) <= (1)
	elself CIH= (0) then (1) <= (1); 5(0)= (0);
ê ( 0 ls	else ((1) <= (4) (1) 3 S(0) <= (1) 3
	20160 1000
: ((0	PROPORT IF block for FA 1, 2 and 3
	end process helbolica de has
e	nd Behavioral
	ordifer a Filemann in the full adder
6 11	library icee's box-to-to-
	Usa 1000. Std-logic-1164.911
	and the state of t
	port (A, B: in bit vector (3 downto 0); positioner
	SEL: In bit

	COUT : out bits
	x : out bit_vector (3 downto o)) f-postional association
	end 46-fill-adder
	architecture structural of 45-full-adder is
	component the 1 bit full adder component
	port (x, Y, CIM: IN Bit;
	COUT: OUT DIT);
	and component
7	Signal C: bit-vector (3 dounts 0) - positional agreeration
	healo
	FAO: Fa-16 PORT MAP (A(O), B(O), CIM, 3(O), C(1))?
	FAI: Fa-15 PORT MAP (A(Q), B(Q), C(Q), S(Q), C(Q)),
	FA 2: Fa_16 PORT MAP (A(2), B(2), C(2), S(2), C(3) 2)
	FA3: Fa_16 PORT MAP (A(3), B(3), C(3), S(3), COUT);
	end structural



27/2018 Question  DiBout = A  Bin  DO 0 1  DO	-B-Bin
Bis 00 Di 10	Bout  Bout  Bout  Bout  Bout



W) architecture structure of subtractor is signal Temp-B-1: Bits; signal Temp-B-1: Bits; signal Temp-B-2: Bits; componento Half subtractor port CX: in Bits; Y: on Bits D: out Bit; B: out Bit) end component; component Or gate port (In1: in Bit; In2: in Bit; Out 1: out Bit) ent components; 40: Half subtractor port map ( X => A, Y => B, B=> Temp\_B1); U1: Half\_subbractor port map ( X=> Temp diff, Y=> Bin, Da=> Di, B=> Temp B2); UZ: Orgate port map ( In 1 => Temp B 1, In 2 => Temp B 2 at 1 => B\_ out ); end structure; b) entity bogic bovice is port ( B: in array (11 downto 12) of Bit; OB: in Bit; CLK in Bit; AD: most array [1] down to 12) of Bits: INT: out (12, b, Z); Bit; As: out Bit ) end Legis Device;

Signal - Hind := expression The general from for object declaration is given above. The object class is either constant", "variable", or "signal". The identifier list is one identifier or multiple identifiers separated by commas (,). The subsupe indication specifies the type of the Objects declared by the object declaration; to may manne a trype with an additional constraint or just or type. The signal kind is either bus or register the signal kind is Optotenal and may only appear in a signal Lectaration?

UES22
1. CHARACTERISTICS OF PROCESS STATEMENTS (PD 2018, 31)
(i) They define specific behaviour to be executed when a process
(an operation) becomes active.
(w) It consists of a "label, "declarations" and "statements with
the later being ophone. The declarations section define
the local data environment needed by the process source one
statements section is the program that define the behaviour
of the process:
and Process statements an always have a beginning and an
and between which the statements are written
menhaned above the "statements" are the programs to be
executed that defines the behaviour of the process.
(b) Considering the process statement,
PI: PROCESS
Begin
Samport 1 after las

5 = transport 1 after los S. K. Stransport 1 after 1 ns 2 after son a after 4ng 7 after Sax; 5 % = trapport 2 after 2001 5 x = bronzest 3 after 500, 4 after 400, 4 after 50, 6 after 100) wait End PROCESS ; 4) The above process statement adds tonesactions (Commando) to the dover of signal S. The has statement add just one bronsachen to the driver (1, hs). The second state out. processites the first statement of the previous assignment because of the same the transaction (1, 101) of the sound statement is scheduled the same how as the transmeton at the provious assignment. The third statement hand the brancachen (2, 2015) to the driver of signal 5 overantes all lost three treasachers of the provious assignment as

it is schooled before them all namely (2, 3ml, (4, 4m) errides la the last assignments the sround bransach commenter the first transaction, so estat is added to the driver of signal 5 becomes (H, Has), (H, Sm) and (6, 10m) Altogether, the following integers are maked to miles driver of signal S, the constituting the offect on signal S. 5 - (1. Ins) (2, 20) (4, 40) (4, 50s) (6, 100s) (ii)

100)
WHILE PROPERTY OF A UP CHARPOLLING A LESS
1400 1 + G40
by the stee board by toggies it to be some front and
the state of the s
produced the serve of a brother have a
freele logal and a right output, with the regard entput
the same as ashabers the value of the logic upon the
indicated expression by the last later below.
SMITHER LED
O ( SFF (b) )
1 1 22 (1)
where SHITCH is import. LED is subject
(III) SMITCH - LED
SKETCH OF THE PRINCE TO GREAT LED
ON) ARCHITECTURE DESCRIPTION OF THISE
Charge Hittel
MAR TERRATERIES TO THE PARTY AND THE PARTY A
entity leaffert is
Pert ( SHIPTHE ME STRANDS
1622 THE 1831
- 1 1 10 13

Architecture buffer Behavioural of buffer I is

Signal

bugin

LED <= SWITCH; wait;


end signal;

end buffer Bohavioural;

TO CONSIDERING PROCESS STATEMENT OF QUAL DIS, WILL 4) (I) Process Statement Umy the While brook Phi Broken White E langer = 1 - Vo - He A: Isleger := 1 B-Atel Pl. S. Person varible B. Integer := 10 Variable A. Integer range 1 to 12; begin A:=1 Leept: while (A x 12) loop B1 = 400 ; Loop 2: 100p (F B L (A\*\* 2) Hum Earl leaps end if I B:= B/A; End loop Loop 2; A: - A+1; Earl loop loop! wast-End Process SYNTAX OF THE WHILE STATEMENT while condition loop sequential statements end long;

Construct them are the Bresson Wholesman Maria
Parely Glots
person.
delimen
begin
study worth
End prices
5 FEDT (B)
DIRECT TENT DIFFERENTIATE FUNCTIONS AND PROCE
of Fortes are intended to be used struckly for company
CHACKEN INVESTAL DISCOUNTING CARE
The state of the s
THE PARTY OF THE P
procedure has me been signal or constant - white Promoting of
procedure hasover may be in made to out and instit
460
GENERAL FORM OF A VITAL FUNCTION
CUL DI A VIEDE FUNCTION
Roches Bertheranne (part and productions of
remaining the same
declaration
pages
State-est.
retern value
end Fenchioni
NOTE - A Color - 1
NOTE TO A Lister con have no many promoters he
well in an on germmeters.
The second secon
The second secon

4(0)(1) VHOL FUNCTION DESCRIPTION FOR A 3-INPUT XOR FUNC TION function xok-logic-gate (a, b, c: Bit) return Bit is variable xorvalue: = Bit := Di begin xorvalue ! = a xor b xor c ; return voRvalue) end xor-logic-gate;



2018/2019 Question 1 ato Port ( Win Bit: O: in Bit: E: in Bit; Me in Rit; So in Rito Ve in Rito I: In Bit; 16: In Bit; Dut: Out 8th ) End Logic Device; architecture Belowious Lecription of Laje Duice Is Process OUTE ((((Nor O) and E) and (Mors)) and (Vand F2) and (Mor O), ewait on W. O. E. M. S. V. F. C. end process end Rehautoral description; PHILESS (1) signal Locatrion Che: Bits; signal Location This Bit; mand Location Four Post Signal Location Five: Bit begin Cocation One to Cul Location\_Two & Out Location-Three & OUT bocation - four & OUT Loutson\_Five # OUT Wait on BUT; end protest 500 package bodie to constraint folse : Bit and bugic

(i) entriby W(SGET is  part)( As in Rit, & in Bit; Out 1 out Part;  Out 2; Out Bit)  Substitute I many one (i)  Substitute I many one (i)  Out 1 0 0 0 0 0  Out
--

is entity Logic\_Circuits is POSTO C GULE: in Bit; PETER: IN Bit; JAMES: ON BIE; OHAY: OUL BIE) end Logic\_Circuito; archidecture Behavior of Logic Circuit is Degin Process OKAY & (Ends sule) and PETER) Or ( PETER evad (not JAMES) end process;

No. 3

#### 31. Schematic circuit capture

Schematic capture is the process of creating a schematic diagram for an electronic circuit using various tools designed for the job. This can be done from as simple as using a pen and paper to using schematic capture software, including highly expensive electronic design automation suites or packages that can do everything from schematic capture, layout and simulation.

Schematic capture is part of circuit analysis and design; it is the process of "taking" the schematic design from an engineer's head and entering it into a computer or putting it into a piece of paper. In simpler terms, it means that an engineer is designing a circuit that will serve a specific purpose by making use of industry standards and conventions to put the design into a visual state, either via hand drawing or by entering it into a software made for the purpose.

#### 311. Design Process

- 1. Write a design description in the VHDL language. This description can be a combination of structural and functional elements. This description is used with both the Synopsys VHDL Compiler and your VHDL simulator.
- 2. Provide VHDL-language test drivers for your VHDL simulator. These drivers supply test vectors for the simulation and gather output data.
- 3. Simulate the design by using your VHDL simulator to verify the accuracy of the description.
- 4. Synthesize the VHDL description with VHDL Compiler, VHDL Compiler performs architectural optimizations, then creates an internal representation of the design.
- 5. Use the Synopsys Design Compiler to produce an optimized gate-level description in the target ASIC library. You can optimize the generated circuits to meet the timing and area constraints you want. This optimization step must follow the translation step (step 4) to produce an efficient design. 6. Use the Synopsys Design Compiler to output a gate-level VHDL description. This netlist-style description uses ASIC components as the leaf-level cells of the design. The gate-level description has the same port and module definitions as the original high-level VHDL description.
- 7. Pass the gate-level VHDL description from step 6 through your VHDL simulator. You can use the VHDL simulation drivers from Step 2 because module and port definitions are preserved through the translation and optimization processes.
- 8. Compare the output of the gate-level simulation (step 7) against the output of the original VHDL description simulation (step 3) to verify that the implementation is correct.

#### 3iii Structural design decomposition

Hierarchical decomposition or partitioning splits the system specification into simpler sub-systems. These units are to be defined according to the corresponding degree of re-utilization, and those that may share the same operators may be regrouped.

When the hierarchical decomposition is done with respect to the regularity of the system design, the whole synthesis is simplified. Regularity implies that sub-systems or specific designs will be re-used more than once and therefore the total amount of designs needed will be reduced. As a result, regularity allows an improvement in productivity, in general.

## 3iv Design Levels

## Behavioral Level

This level describes a system by concurrent algorithms (Behavioral). Each algorithm itself is

sequential, that means it consists of a set of instructions that are executed one after the other. Functions, Tasks and Always blocks are the main elements. There is no regard to the structural realization of the design,

## Register-Transfer Level

Design using the Register-Transfer Level specify the characteristics of a circuit by operations and the transfer of data between the registers. An explicit clock is used. RTL design contains exact timing possibility, operations are scheduled to occur at certain times. Modern definition of a RTL code is "Any code that is synthesizable is called RTL code".

## Gate Level

A gate level description consists of a network of gates and registers instanced from a technology library, which contains technology-specific delay information for each gate.

Within the logic level the characteristics of a system are described by logical links and their timing properties. All signals are discrete signals. They can only have definite logical values ('0', '1', 'X', 'Z'). The usable operations are predefined logic primitives (AND, OR, NOT etc gates). Using gate level modeling might not be a good idea for any level of logic design. Gate level code is generated by tools like synthesis tools and this netlist is used for gate level simulation and for backend.

Question4i VHDL is used for the following purposes: For Describing hardware As a modeling language For a simulation of hardware For early performance estimation of system architecture For the synthesis of hardware A list of advantages of VHDL is given below: It supports various design methodologies like Top-down approach and Bottom-up approach. It provides a flexible design language. It allows better design management. It allows detailed implementations. It supports a multi-level abstraction. It provides tight coupling to lower levels of design. It supports all CAD tools. It strongly supports code reusability and code sharing. Question4ii Architecture body

The architecture body specifies how the circuit operates and how it is implemented. As discussed earlier, an entity or circuit can be specified in a variety of ways, such as behavioral, structural (interconnected components), or a combination of the above.

The architecture body looks as follows.

# architecture architecture\_name of NAME\_OF\_ENTITY is

- -- Declarations
  - -- components declarations
  - -- signal declarations
  - -- constant declarations
  - -- function declarations
  - -- procedure declarations
  - -- type declarations

begin

0

-- Statements

0

end architecture\_name;

The header line of the architecture body defines the architecture name, e.g. behavioral, and associates it with the entity. The architecture name can be any legal identifier. The main body of the architecture starts with the keyword begin and gives the Boolean expression of the function. The "<=" symbol represents an assignment operator and assigns the value of the expression on the right to the signal on the left. The architecture body ends with an end keyword followed by the architecture name.

```
Question 4iii
```

-- Structural modeling of 4:1 mux

library ieee;

use ieee.std\_logic\_1164.all;

entity MUX4\_1 is

```
port (Selo, Sel1: in std_logic; A, B, C, D: in std_logic; Y: out std_logic);
end MUX4_1;
architecture structural of MUX4_1 is
component inv
port (pin: in std_logic; pout:out std_logic);
end component;
component and3
port (a0,a1,a2: in std_logic; aout:out std_logic);
end component;
component or4
port (rogr1gr2gr3:in std_logic; rout:out std_logic);
end component;
signal selbaro, selbar1, t1, t2, t3, t4: std_logic;
begin
INVO: inv port map (Selo, selbar1);
INV1: inv port map (Sel1, selbar1);
A1: and3 port map (A, selbaro, selbar1, t1);
A2: and3 port map (B, Selo, selbar1, t2);
A3: and3 port map (C, selbaro, Sel1, t2);
A4: and3 port map (D, Selo, Sel1, t4);
01: or4 port map (t1, t2, t3, t4, Y);
end structural;
```