DEPARTMENT OF COMPUTER ENGINEERING. UNIVERSITY OF BENIN, BENIN CITY 2nd SEMESTER EXAMINATIONS 2014/2015 SESSION


TH August, 2015

CPE22: SYSTEM PROGRAMMING

Time: 1 1/2 hours

INSTRUCTION: ATTEMPT ALL QUESTIONS.

1. Consider Fig. On1.



- Fig.Qn1
- Write a structural description for Fig.Qn1 using named association for the component instantiation statement. List and define the basic concepts of hardware structure.
- Distinguish between component and entity declarations 2.
- One advantages of VHDL is Benchmarking capabilities. Explain why these are considered 3. advantages
- Define the following: i. Event Sensitivity channel
- What is a VHDL identifier? 5a.
- State the rules for defining VHDL identifiers.) b.
- Consider the description: Architectural behavior of D is begin

Process(x,y) begin If x = '1' and y = '1' then Z <= transport 'l' after delay; Else Z <= transport '0' after delay;

end if:

end process; end architecture;

- Briefly explain the behaviour of the digital device described by the process statement. i.
- Sketch the device described (6 Marks)

GOODLUCK!!!

entity centry some is port (Sign name, Signal name, Signal rame. mode type) Synal name ; mode type); endentity rame; The general from of I entity deldonally for a digital device W features of fig Qn3 > grown as Entity Entity name Up the Devetty Post (Synal name, Signal name, Signal name) mode toppe; I Signal name, mode trype;) end entity With a chice of the de Entity 'entity name' is fort (Syron rome, Syral rome; Syral rame) mode type; Synal name: mode type); end entity_name. VHOLS & Shough hypud Commonse to part of becas every object ~ a VHOL Combinet has a type and can only hold values I that type. The type of an object is object of front to 1th declarates. 1 - I sapt to sight took go aunes bran puro a 3 3 Object to the VHOL contrict has a Mpc on 6 By is UHAL 50 a Strongly formgrape Se Cos owny

procedure may have The moderneuted 21. Purpose that fue purpose of Lookaling differences 5/20 th procedure Serve the Completated Sector Entity declorals m VHOL. and Comprenent declarals is pent of the mocen. sols Statement. This helps procodune many Serve (1) Enfoty declorable to add to the functively as a purpose for Isolat boreakdom of the from as a Separately mg the Complianted Compilation library pent sech of the pro Com news occum Can Se corsus to read Con Statements This in another library holps to add to the Unit. the amporent procedures many be functial breakdown Neren declarely can wied for the propose of the behaviors and males the process Ocers inside the g Isolating fine library Unit Jamphialen Sech v the declarge Somethy to add to the fred ! I have the fred ! 2. In entity declara pent of the process my the desyn lebrand word and makes the behavior code, so Whereas a compress proces statement to that it can be inso declarals morely be eased by dyferent processes Procedures and shother behavior of the Same Procedures to all Calls and which for all Calls and was the same who have the same was the same with a same with the same wi declarses a templete that does not really enist in the desyr letray.

process statement assigns value Time paristo Synal driver Sa SE galling, 3 altism, 4 altitus, 5 altishs. 5 = (216) (2,3m) (4,4m) (5,5m) (0) SE 20/15/m, 30/17/m, 40/15/m, 50/1/m/sm S-[(,2m) (3,3m) 4,4m (6,5ms) Component Bentyer is (1,2m) (3,3m) Deta Declared 1/2 (Prot.) end Component Signed name, Synal name: 32 414 Syral nome: mode type and Component Agme [3,30) [1,50] (4,40) (4,50) (1,500) [1,200] Compount, Componet name port Signal name, synal name: next Syntarp next-(unduly) corp Synd rame, mode type); Variable Eignal name & Value.