### FINITE STATE MACHINES


# **Sequential Logic Implementation**

- Models for representing sequential circuits
  - Finite-state machines (Moore and Mealy)
  - Representation of memory (states)
  - Changes in state (transitions)
- Design procedure
  - State diagrams
  - State transition table
  - Next state functions

### **Abstraction of State Elements**

- Divide circuit into combinational logic and state
- Localize feedback loops and make it easy to break cycles
- Implementation of storage elements leads to various forms of sequential logic


### **Abstraction of State Elements**



# Forms of Sequential Logic

- Asynchronous sequential logic state changes occur whenever state inputs change (elements may be simple wires or delay elements)
- Synchronous sequential logic state changes
   occur in locked steps across all storage elements
   (using a periodic waveform the clock)

# Forms of Sequential Logic



### **Finite State Machine**

 A generic model for sequential circuits used in sequential circuit design


### **Finite State Machine - Definition**

- FSA Finite State Automation
- Models of a behavior of a system or a complex object, with a limited number of defined conditions or modes.
- Four Elements:
  - States define behavior and may produce actions.
  - State Transitions movement from one state to another.
  - Rules/Conditions must be met to allow a state transition.
  - Input Events Externally or internally generated, may possibly trigger rules and lead to state transitions.

#### A Finite State Machine

- A sequential logic unit which
  - —Takes an input and a current state
  - Produces an output and a new state
- It is called a Finite State Machine because it can have, at most, a finite number of states.
- It is composed of a combinational logic unit and flip-flops placed in such a way as to maintain state information.

## Finite state machine block diagram




### Finite state machine block diagram

- State memory: Set of n flip-flops that hold the state of the machine (up to 2<sup>n</sup> distinct states)
- Next state logic: Combinational circuit that determines the next state as a function of the current state and the input
- Output logic: Combinational circuit that determines the output as a function of the current state and the input


# Finite State Machine types: Mealy machine

The output depends on the current state and input




### Moore Machine

Moore machine: The output depends only on the current state



### State

• State = output state machine: A Moore type FSM where the current state **is** the output



### DFSM and nonDFSM

- FSM is typically used as a type of control system where knowledge is represented in the states, and actions are constrained by rules.
- An adopted AI technique initially used for language representation.
- Two main types of FSM.
- Deterministic FSM, meaning that given an input and the current state, the state transition can be predicted.
- Non-deterministic finite state machine. This is where given the current state; the state transition is not predictable. It may be the case that multiple inputs are received at various times, means the transition from the current state to another state cannot be known until the inputs are received (event driven).
- Non deterministic FSM example: Use a random number generator to select a triggered rule. Adds unpredictability. (Example: MoveUnit action may be both EvadeEnemy state and AttackEnemy state). [State may involve one or more actions].

### **Fuzzy State Machines**

- In AI and computer games "a player feels like they are playing against a realistic simulation of intelligence, and not against a reproduction of a sequence of actions."
- The "sequence" which is one of the key benefits of FSM, should not be blindingly obvious in computer games. There are a number of extensions to FSM and workarounds for "mixing up" the sequence to make it harder to predict actions. One of these non-deterministic approaches involves the application of another proven artificial intelligence technique; Fuzzy Logic, called Fuzzy State Machines (FuSM).
- A fuzzy value can be applied to various state transitions. When a conflict set is encountered the higher the fuzzy value for a transition, the higher the likelihood of the state transition.
- An implementation of FuSM may involve the assignment of fuzzy values to various inputs to represent the degree an input is defined. The fuzzy system would use these weighted input values in the evaluation of rules, triggering only state transitions whose assessed value is above a specified threshold.

 A Finite State Machine (FSM) is simply a state register that holds the current state and some combinational logic which calculates the next state and outputs based on the current state and the inputs

#### FSM types

- Moore machine : the outputs are functions of the present state only
- Mealy machine: the outputs are functions of both the present state and the inputs

# **Moore and Mealy Machines**

 Both these machine types follow the basic characteristics of state machines, but differ in the way that outputs are generated.


#### Moore Machine:

 Outputs are independent of the inputs, ie outputs are effectively produced from within the state of the state machine.


#### Mealy Machine:

 Outputs can be determined by the present state alone, or by the present state and the present inputs, ie outputs are produced as the machine makes a transition from one state to another.

# Mealy and Moore Machines



#### **MOORE MACHINE**



$$Z(t) = \lambda \{S(t), X(t)\}$$

$$Z(t) = \lambda\{S(t)\}$$

# Moore vs. Mealy FSM (1)

- Moore and Mealy FSMs Can Be Functionally Equivalent
- Mealy FSM Has Richer Description and Usually Requires Smaller Number of States
  - Smaller circuit area

# Moore vs. Mealy FSM (2)

- Mealy FSM Computes Outputs as soon as Inputs Change
  - Mealy FSM responds one clock cycle sooner than equivalent Moore FSM
- Moore FSM Has No Combinational Path Between Inputs and Outputs
  - Moore FSM is less likely to have a shorter critical path

# FSM Advantages

- Simple
- Predictable (deterministic FSM) given a set of inputs and a known current state, the state transition can be predicted, allowing for easy testing.
- Due to their simplicity, FSMs are quick to design, quick to implement and quick in execution.
- FSM is an old knowledge representation and system modeling technique, and its been around for a long time, as such it is well proven even as an artificial intelligence technique, with lots of examples to learn from.
- Easy to transfer from a meaningful abstract representation to a coded implementation.


## FSM Disadvantages

- The predictable nature of deterministic FSMs can be unwanted in some domains such as computer games (non-DFSM tries to solve this).
- The conditions for state transitions are ridged, meaning they are fixed.
- Not suited to all problem domains, should only be used when a systems behavior can be decomposed into separate states with well defined conditions for state transitions. This means that all states, transitions and conditions need to be known up front and be well defined!!


# State and State Diagram

- A state represents the machine snapshot at a given clock period
- A clock is typically used to synchronize the state transition
- A graph consists of a set of
  - Circles:
    - Each represents a **state**
    - Use double circle to represent the initial state
  - Directed arc: each represents a state transition
  - Inputs/outputs
- Mealy machine:
  - Label input/output along each arc
- Moore machine:
  - Label input along each arc
  - Label output inside the circle (i.e. state)

### State Diagrams







A Moore machine example

#### Example:


State:  $S(t) \in \{S_k, S_j\}$ 


Inputs:  $X(t) \in \{a, b\}$ 

Outputs:  $Z(t) \in \{p, q\}$ 


Initial state:  $S(0) = S_k$ 


### State Diagram Examples (Mealy)





### State Diagram Examples (Moore)






### Representing a Finite State Machine


 It can be represented using a state transition table which shows the current state, input, any outputs, and the next state.

Input	Input <sub>o</sub>	Input <sub>1</sub>	Input <sub>n</sub>
Current State			
State <sub>0</sub> State₁	Next State / Output		Next State / Output
State <sub>1</sub>	••••	••••	••••
••••	••••	••••	••••
State <sub>n</sub>	••••		

 Representing a Finite State Machine
 It can also be represented using a state diagram which has the same information as the state transition diagram.



### Concept of the State Machine



#### State Machines: Definition of Terms

#### State Diagram

–Illustrates the form and function of a state machine.Usually drawn as a bubble-andarrow diagram.

#### State

 A uniquely identifiable set of values measured at various points in a digital system.

#### Next State

The state to which the state machine makes the next transition, determined by the inputs present when the device is clocked.

#### Branch

—A change from present state to next state.

#### Mealy Machine


—A state machine that determines its outputs from the present state and from the inputs.

#### Moore Machine

 A state machine that determines its outputs from the present state only.

### Example: Odd Parity Checker

#### Assert output whenever input bit stream has odd # of 1's



State Diagram

Present State	Input	Next State	Output
Even	0	Even	0
Even	1	Odd	0
Odd	0	Odd	1
Odd	1	Even	1

#### **Symbolic State Transition Table**


<b>Present State</b>	Input	Next State	Output
0	0	0	0
0	1	1	0
1	0	1	1
1	1	0	1

**Encoded State Transition Table** 


# Odd Parity Checker Design

**Next State/Output Functions** 

NS = PS xor PI; OUT = PS



**D FF Implementation** 



Timing Behavior: Input 1 0 0 1 1 0 1 0 1 1 1 0

## Timing of State Machines

When are inputs sampled, next state computed, outputs asserted?

**State Time:** Time between clocking events

- Clocking event causes state/outputs to transition, based on inputs
- For set-up/hold time considerations:


Inputs should be stable before clocking event

After propagation delay, Next State entered, Outputs are stable

NOTE: Asynchronous signals take effect immediately
Synchronous signals take effect at the next clocking event

# Timing of State Machine

**Example:** Positive Edge Triggered Synchronous System



On rising edge, inputs sampled outputs, next state computed

After propagation delay, outputs and next state are stable

#### **Immediate Outputs:**


affect datapath immediately could cause inputs from datapath to change

#### **Delayed Outputs:**

take effect on next clock edge propagation delays must exceed hold times

# **Communicating State Machines**

One machine's output is another machine's input




Machines advance in lock step Initial inputs/outputs: X = 0, Y = 0

# Analysis of FSMs with D flip-flops

- Determine the next state and output functions
- Use the functions to create a state/output table that specifies every possible next state and output for any combination of current state and input

# Example: counter




# Self-correcting state machines

- The previous example did not include two possible states "011" and "111". If the counter unexpectedly falls into one of those states there are two possibilities:
  - The counter will recover by entering a valid state after a finite number of cycles (self-correcting)
  - The counter will stay in a non-valid state until the f/fs are reset (not self-correcting)
- Finite state machines should be designed to be self correcting by assigning non-valid states to a valid next state (no don't cares in the excitation table)

## Turning a State Diagram into Logic

- Counter
  - Three flip-flops to hold state
  - Logic to compute next state
  - Clock signal controls when flip-flop memory can change
    - Wait long enough for combinational logic to compute new value
    - Don't wait too long as that is low performance




# FSM Design Procedure

- Start with counters
  - Simple because output is just state
  - Simple because no choice of next state based on input
- State diagram to state transition table
  - Tabular form of state diagram
  - Like a truth-table
- State encoding
  - Decide on representation of states
  - For counters it is simple: just its value
- Implementation
  - Flip-flop for each state bit
  - Combinational logic based on encoding

### FSM Design Procedure: State Diagram to Encoded State Transition Table

- Tabular form of state diagram
- Like a truth-table (specify output for all input combinations)
- Encoding of states: easy for counters just use value





cur	rent state	next st	ate
0	000	001	1
1	001	010	2
2	010	011	3
3	011	100	4
4	100	101	5
5	101	110	6
6	110	111	7
7	111	000	0


### **Implementation**

- D flip-flop for each state bit
- Combinational logic based on encoding

<u>C3</u>	C2	C1	N3	N2	N1
0	0	0	0	0	1
0	0	1	0	1	0
0	1	0	0	1	1
0	1	1	1	0	0
1	0	0	1	0	1
1	0	1	1	1	0
1	1	0	1	1	1
1	1	1	0	0	0









notation to show

### Parity Checker FSM



- **#** "State Transition Diagram"
  - □ circuit is in one of two
     states.
  - Itransition on each cycle with each new input, over exactly one arc (edge).
  - ○Output depends on which state the circuit is in.



### Formal Design Process


**X** State Transition Table:

present state	OUT	IN	next state
EVEN	0	0	EVEN
EVEN	0	1	ODD
ODD	1	0	ODD
ODD	1	1	EVEN

**X** Invent a code to represent states:

Let 0 = EVEN state, 1 = ODD state

present state (ps)	OUT	IN	next state (ns)
0	0	0	0
0	0	1	1
1	1	0	1
1	1	1	0



Derive logic equations from table (how?):


## Formal Design Process

Logic equations from table:

OUT = PS

NS = PS xor IN

#### **#** Circuit Diagram:



- DFF to hold present state
- no logic needed for output

- **#** Review of Design Steps:
  - 1. Circuit functional specification
  - 2. State Transition Diagram
  - 3. Symbolic State Transition Table
  - 4. Encoded State Transition Table
  - 5. Derive Logic Equations
  - 6. Circuit Diagram

FFs for state

CLK for NS and OUT

### Another example: Door combination lock

#### **#** Door combination lock:

□ punch in 3 values in sequence and the door opens; if there is an error the lock must be reset; once the door opens the lock must be reset


inputs: sequence of input values, reset

outputs: door open/close

memory: must remember combination or always have it available as an input

### Sequential example: abstract control

- # Finite-state diagram
  - △States: 5 states
    - represent point in execution of machine
    - Each state has outputs
  - ☐ Transitions: 6 from state to state, 5 self transitions, 1 global
    - Echanges of state occur when clock says it's ok
    - **≥** based on value of inputs
  - □ Inputs: reset, new, results of comparisons
  - Output: open/closed




## Sequential example: finite-state machine

# Finite-state machine

#### **Symbolic states**

					<sub> </sub> next	
reset	new	equal	state	state	mux	open/closed
1	-	-	-	<del>- 51</del>	<i>C</i> 1	closed
0	0	-	<b>S</b> 1	<b>S</b> 1	C1	closed
0	1	0	<b>S</b> 1	ERR	_	closed
0	1	1	<b>S</b> 1	52	C2	closed
0	0	-	<b>S2</b>	<b>S</b> 2	C2	closed
0	1	0	52	ERR	_	closed
0	1	1	52	<b>53</b>	<i>C</i> 3	closed
0	0	-	<i>S</i> 3	53	<i>C</i> 3	closed
0	1	0	<b>53</b>	ERR	_	closed
0	1	1	<i>S</i> 3	OPEN	_	closed
0	-	-	OPEN	OPEN	_	open
0	-	-	ERR	ERR	_	closed
U	~	_	CKK	CKK	_	ciosed



## Sequential example: encoding

```
# Encode state table
                                        binary
  △state can be: S1, S2, S3, OPEN, or ERR
     ⊠needs at least 3 bits to encode: 000, 001, 010, 011,
       100
                                          One-hot
     ≥and as many as 5: 00001, 00010, 00100, 01000,
       10000
     # Encode outputs
  \triangle output mux can be: C1, C2, or C3
     ⊠choose 3 bits: 001, 010, 100
  output open/closed can be: open or closed
     ⊠choose 1 bits: 1, 0
```

### Sequential example: encoding

- #Encode state table

  - ✓output mux can be: C1, C2, or C3 ⋉choose 3 bits: 001, 010, 100
  - output open/closed can be: open or closed
    - **⊠**choose 1 bits: 1, 0

# Sequential example: encoding

				next			
<u>reset</u>	new	equal	state	state	mux	open/c	<u>losed</u>
1	-	-	1	0001	001	0	
0	0	-	0001	0001	001	0	
<sub>1</sub> -Q	1	0	- 0001-	- 0000	-	0	
0	1	1	0001	0010	010	0	good choice of encoding!
-0	0		0010 -	001 <del>0</del> -'	010	0	3
0	1	0	_0010_	_0000_,	-	0	mux is identical to
0	1	1	0010	0100	100	0	last 3 bits of next state
<u>θ</u>	0		<del>0100 -</del>	0100-	100	0	
,_Ω	1	<u> </u>	0100_	_0000_	-	0	open/closed is
0	1	1	0100	1000	-	1	identical to first bit
<u>-</u> -Θ			1000 -	<del>1</del> 00 <del>0</del> -	-	1	of state
0	-	-	0000	0000	-	0	0, 0, 0, 0

### State Minimization

- Fewer states may mean fewer state variables
- High-level synthesis may generate many redundant states
- Two state are equivalent if they are impossible to distinguish from the outputs of the FSM, i. e., for any input sequence the outputs are the same
- Two conditions for two states to be equivalent:
  - 1) Output must be the same in both states
  - 2) Must transition to equivalent states for all input combinations

# Example: A Modulo-4 Synchronous Counter

- Counts from 0 to 3 and then repeats.
- It has a clock input (CLK) and a RESET input.
- Outputs appear as a sequence of values ( $q_1$  and  $q_0$ ) at time steps corresponding to the clock.
- As the outputs are generated, a new state  $(s_1s_0)$  is generated which takes on values of 00, 01, 10, and 11 and are fed back to the input.

### The Mod-4 Counter


 Requires four states, encoded in binary, with at least two bits for them to be encoded uniquely.

The input requires only a single bit.


□ D = 11

0 | 1

# State Transition Diagram for the Mod-4 Counter



### State Table for the Mod-4 Counter



# State Assignment for the Mod-4 Counter

Input Present	RES	SET
state $(S_t)$	0	1
A:00	01/01	00/00
B:01	10/10	00/00
C:10	11/11	00/00
D:11	00/00	00/00

# **Truth Table for the Mod-4 Counter**

RESET r(t)	$s_1(t)$	$s_0(t)$	$s_1 s_0(t+1)$	$q_1q_0(t+1)$
0	0	0	01	01
0	0	1	10	10
0	1	0	11	11
0	1	1	00	00
1	0	0	00	00
1	0	1	00	00
1	1	0	00	00
1	1	1	00	00

$$s_{0}(t+1) = r(t)'s_{1}(t)'s_{0}(t)' + r(t)'s_{1}(t)s_{0}(t)'$$


$$s_{1}(t+1) = r(t)'s_{1}(t)'s_{0}(t) + r(t)'s_{1}(t)s_{0}(t)'$$

$$q_{0}(t+1) = r(t)'s_{1}(t)'s_{0}(t)' + r(t)'s_{1}(t)s_{0}(t)'$$

$$q_{1}(t+1) = r(t)'s_{1}(t)'s_{0}(t) + r(t)'s_{1}(t)s_{0}(t)'$$

Notice that 
$$s_0(t+1) = q_0(t+1)$$
  
and  $s_1(t+1) = q_1(t+1)$ 

### **Logic Design for Mod-4 Counter**




# **Example: A Sequence Detector**

- Design a sequence detector using D flip-flops and 8-to-1 multiplexers.
- The sequence detector outputs a 1 when exactly two of the last three inputs are 1.
  - An input of 011011100 produces
     the output of 001111010
- There is a one-bit serial input line and we will assume that initially no inputs have been seen.
- Note: the sequence detector cannot output a 1 until at least three inputs have been read.

# The Sequence Detector

- There are a total of eight sequences that the machine can observe:
  - 000, 001, 010, 011, 100, 101, 110, 111
- We will assume that state A is the initial state where no inputs have been fed into the machine.
- In states B and C, only one input has been fed into the machine and therefore we cannot output a 1.

# State Transition Diagram for the Sequence Detector



# State Table and State Assignment for the Sequence Detector

Input	X
Present state	0 1
A B C D E	B/0 C/0 D/0 E/0 F/0 G/0 D/0 E/0 F/0 G/1
F $G$	D/0 E/1 F/1 G/0

Input Present state	0	<i>X</i> 1
$S_2S_1S_0$ A: 0000  B: 001  C: 010  D: 011  E: 100  F: 101	S <sub>2</sub> S <sub>1</sub> S <sub>0</sub> Z 001/0 011/0 101/0 011/0 101/0 011/0	S <sub>2</sub> S <sub>1</sub> S <sub>0</sub> Z 010/0 100/0 110/0 100/0 110/1 100/1

# Truth Table for the Sequence Detector

Input and Next state state at time t time t+1


$s_2$	$s_1$	$s_0$	x	$s_2$	$s_1$	$s_0$	z
0	0	0	0	0	0	1	0
0	0	0	1	0	1	0	0
0	0	1	0	0	1	1	0
0	0	1	1	1	0	0	0
0	1	0	0	1	0	1	0
0	1	0	1	1	1	0	0
0	1	1	0	0	1	1	0
0	1	1	1	1	0	0	0
1	0	0	0	1	0	1	0
1	0	0	1	1	1	0	1
1	0	1	0	0	1	1	0
1	0	1	1	1	0	0	1
1	1	0	0	1	0	1	1
1	1	0	1	1	1	0	0
1	1	1	0	d	d	d	d
1	1	1	1	d	d	d	d

#### Creating the Circuit for the Sequence Detector

 There needs to be one flip-flop for each state variable, so a total of three are needed.

 Also, there are three next state functions and one output function, so four 8-to-1 multiplexers are needed.

# Logic Diagram for the Sequence Detector



#### Design Example: Sequence Recognizer

- A sequential circuit that recognizes the occurrence of a particular bit sequence
- Input:  $X(t) \in \{0, 1\}$
- Output:  $Z(t) \in \{0, 1\}$

$$Z(t) = \begin{cases} 1, & \text{if } X(t-3,t) = 1101 \\ 0, & \text{Otherwise} \end{cases}$$

#### **Sequence Recognizer**


$$Z(t) = \begin{cases} 1, & \text{if } X(t-3,t) = 1101 \\ 0, & \text{Otherwise} \end{cases}$$

Time	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
X(t)	1	0	0	1	0	1	1	0	1	0	1	1	0	1	1	0	1
Z(t)	0	0	0	0	0	0	0	0	1	0	0	0	0	1	0	0	1

#### Sequence Recognizer


$$Z(t) = \begin{cases} 1, & \text{if } X(t-3,t) = 1101 \\ 0, & \text{Otherwise} \end{cases}$$

Time	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
X(t)	1	0	0	1	0	1	1	0	1	0	1	1	0	1	1	0	1
Z(t)	0	0	0	0	0	0	0	0	1	0	0	0	0	1	0	0	1



A Meanly Machine


# **State Table**




Presen	Present State		Next State		Output
P1	PO	X	N1	NO	Z
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	0	0
0	1	1	1	0	0
1	0	0	1	1	0
1	0	1	1	0	0
1	1	0	0	0	0
1	1	1	0	1	1

# Logic Circuits Design

Prese	nt State		Next		
P1	P0	Х	N1	NO	Z
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	0	0
0	1	1	1	0	0
1	0	0	1	1	0
1	0	1	1	0	0
1	1	0	0	0	0
1	1	1	0	1	1



$$N1 = X \overline{P_{\scriptscriptstyle 1}} P_{\scriptscriptstyle 0} + P_{\scriptscriptstyle 1} \overline{P_{\scriptscriptstyle 0}}$$




$$N0 = X\overline{P_1}\overline{P_0} + XP_1P_0 + \overline{X}P_1\overline{P_0}$$
$$= X(\overline{P1 \oplus P0}) + \overline{X}P_1\overline{P_0}$$

$$Z = XP_1P_0$$

# Logic Circuits Design

$$N0 = X(\overline{P1 \oplus P0}) + \overline{X}P_{1}\overline{P_{0}} \qquad \qquad N1 = X\overline{P_{1}}P_{0} + P_{1}\overline{P_{0}} \qquad \qquad Z = XP_{1}P_{0}$$




# **Example**

- Input:  $X(t) \in \{a, b, c\}$
- Output:  $Z(t) \in \{q, p\}$

$$Z(t) = \begin{cases} q, \text{ when input sequence has} \\ \text{even } \# \text{ of a's and odd } \# \text{ of b's} \\ \\ p, \text{Otherwise} \end{cases}$$


# **State Diagram**

$$Z(t) = \begin{cases} q, \text{ when input sequence has} \\ \text{even } \# \text{ of a's and odd } \# \text{ of b's} \\ \\ p, \text{ Otherwise} \end{cases}$$



A Moore Machine

## **State** Table



$S_{EE} =$	00
$S_{EO} =$	01
$S_{00} =$	10
$S_{OE} =$	11

a	=	00
b	=	01
$\mathbf{c}$	_	10

$$p = 0$$
$$q = 1$$

			<u> </u>			
Presen	t State	Input (	a, b, c)	Next State		Output
P1	P0	X1	XO	N1	NO	Z
0	0	0	0	1	1	0
0	0	0	1	0	1	0
0	0	1	0	0	0	0
0	1	0	0	1	0	1
0	1	0	1	0	0	1
0	1	1	0	0	1	1
1	0	0	0	0	1	0
1	0	0	1	1	1	0
1	0	1	0	1	0	0
1	1	0	0	0	0	0
1	1	0	1	1	0	0
1	1	1	0	1	1	0

# Logic Circuit Design

P

Present State		Input		Next State		Output
P1	P0	X1	ХО	N1	NO	Z
0	0	0	0	1	1	0
0	0	0	1	0	1	0
0	0	1	0	0	0	0
0	1	0	0	1	0	1
0	1	0	1	0	0	1
0	1	1	0	0	1	1
1	0	0	0	0	1	0
1	0	0	1	1	1	0
1	0	1	0	1	0	0
1	1	0	0	0	0	0
1	1	0	1	1	0	0
1	1	1	0	1	1	0

<b>XO</b> 00	<b>N</b> 1 01	L 11	10
1	0	х	0
1	0	Х	0
0	1	х	1
0	1	х	1
	1 0	1 0 1 0 0 1	1 0 X 1 0 X 0 1 X

$N1 = \overline{P1}\overline{X1}\overline{X0} + P1X0 + P1X1$
$= \overline{P1}(\overline{X1+X0}) + P1(X0+X1)$
$= \overline{P1 \oplus (X1 + X0)}$

<b>X1</b>	ΧO	)		
P1P0	<b>^00</b>	01	11	10
00	1	1	X	0
01	0	0	X	1
11	0	0	х	1
10	1	1	Х	0

$$N0 = \overline{P0}\overline{X1} + P0X1$$
$$= \overline{P0 \oplus X1}$$


$$Z = \overline{P1}P0$$

# **Logic Circuit Design**

$$N1 = \overline{P1 \oplus (X1 + X0)}$$

$$N0 = \overline{P0 \oplus X1}$$


$$Z = \overline{P1P0}$$




# Vending Machine State Machine

- Dispense a Coke when depositing 15 ¢
- Inputs
  - -5 = a nickel
  - -10 = a dime
  - —BC = bad coin (including quarters in this example)
- Outputs
  - -R = reject
  - -C = coke
  - -N = no coke

# **State Diagram**



## **State Table**




5: 00 N: 00 10: 01 C: 01 BC: 10 R: 10


			out o¢ , BC)	Next State (0¢, 5¢, 10¢)		Output (C, N, R)	
P1	PO	X1	ХО	N1	NO	C1	СО
0	0	0	0	0	1	0	0
0	0	0	1	1	0	0	0
0	0	1	0	0	0	1	0
0	1	0	0	1	0	0	0
0	1	0	1	0	0	0	1
0	1	1	0	0	1	1	0
1	0	0	0	0	0	0	1
1	0	0	1	0	1	0	1
1	0	1	0	1	0	1	0
Х	Х	1	1	Х	Х	Х	Х
1	1	Х	Х	Х	Х	Х	Х

# Logic Circuits Design

	Present Input State		out	Next State		Output	
P1	PO	X1	ХО	N1	NO	C1	СО
0	0	0	0	0	1	0	0
0	0	0	1	1	0	0	0
0	0	1	0	0	0	1	0
0	1	0	0	1	0	0	0
0	1	0	1	0	0	0	1
0	1	1	0	0	1	1	0
1	0	0	0	0	0	0	1
1	0	0	1	0	1	0	1
1	0	1	0	1	0	1	0
Х	Х	1	1	Х	Х	Х	Х
1	1	X	Χ	X	X	X	Χ




$$N1 = P0\overline{X1}\overline{X0} + \overline{P1}\overline{P0}X0 + P1X1$$




$$N0 = P1P0X1X0 + P1X0 + P0X1$$

# Logic Circuits Design

	Present Input State		Next State		Output		
P1	PO	X1	хо	N1	NO	C1	СО
0	0	0	0	0	1	0	0
0	0	0	1	1	0	0	0
0	0	1	0	0	0	1	0
0	1	0	0	1	0	0	0
0	1	0	1	0	0	0	1
0	1	1	0	0	1	1	0
1	0	0	0	0	0	0	1
1	0	0	1	0	1	0	1
1	0	1	0	1	0	1	0
Х	Х	1	1	Х	Х	Х	Х
1	1	X	X	Χ	Х	Χ	Χ





$$C0 = P1\overline{X1} + P0X0$$


## Logic Circuits of the Vending Machine

$$N1 = P0\overline{X1}\overline{X0} + \overline{P1}\overline{P0}X0 + P1X1$$

$$N0 = \overline{P1}\overline{P0}\overline{X1}\overline{X0} + P1X0 + P0X1$$

$$C1 = X1$$

$$C0 = P1\overline{X1} + P0X0$$



## **Example: Vending Machine FSM**

#### **General Machine Concept:**

deliver package of gum after 15 cents deposited


single coin slot for dimes, nickels

no change

#### **Step 1.** *Understand the problem:*

Draw a picture!

#### **Block Diagram**



Step 2. Map into more suitable abstract representation


Tabulate typical input sequences:

three nickels nickel, dime dime, nickel two dimes two nickels, dime


#### Draw state diagram:

Inputs: N, D, reset

**Output: open** 



**Step 3: State Minimization** 



reuse states
whenever
possible

Present State	Inp D	uts N	Next State	Output Open
0¢	0	0	0¢	0
	0	1	5¢	0
	1	0	10¢	0
	1	1	Χ	Χ
5¢	0	0	5¢	0
	0	1	10¢	0
	1	0	15¢	0
	1	1	X	Χ
10¢	0	0	10¢	0
	0	1	15¢	0
	1	0	15¢	0
	1	1	Χ	X
15¢	Х	Χ	15¢	1


**Symbolic State Table** 


**Step 4: State Encoding** 

Present State	Inpu	uts	Next State	Output
$Q_1 Q_0$	D	N	$D_1 \; D_0$	Open
0 0	0	0	0 0	0
	0	1	0 1	0
	1	0	1 0	0
	1	1	ХХ	X
0 1	0	0	0 1	0
	0	1	1 0	0
	1	0	1 1	0
	1	1	хх	X
1 0	0	0	1 0	0
	0	1	1 1	0
	1	0	1 1	0
	1	1	ХХ	X
1 1	0	0	1 1	1
	0	1	1 1	1
	1	0	1 1	1
	1	1	хх	Χ

Step 5. Choose FFs for implementation

D FF easiest to use





8 Gates

#### **Diagram** Q Q D 1 \ Q Q 1 \reset Ν OPEN \ Q Q \ N Q 0 Q Q \ Q Q Ν \reset Q 1 D

### **Alternative State Machine Representations**

#### Why State Diagrams Are Not Enough

Not flexible enough for describing very complex finite state machines

Not suitable for gradual refinement of finite state machine

Do not obviously describe an *algorithm:* that is, well specified sequence of actions based on input data

algorithm = sequencing + data manipulation

separation of control and data

#### Gradual shift towards program-like representations:

- Algorithmic State Machine (ASM) Notation
- Hardware Description Languages (e.g., VHDL)

### Alternative State Machine Representations

#### Algorithmic State Machine (ASM) Notation

#### **Three Primitive Elements:**


- State Box
- Decision Box
- Output Box

State Machine in one state block per state time

Single Entry Point

Unambiguous Exit Path for each combination of inputs

Outputs asserted high (.H)
or low (.L); Immediate (I)
or delayed til next clock




## **ASM Notation**


#### **Condition Boxes:**

Ordering has no effect on final outcome


**Equivalent ASM charts:** 

A exits to B on (IO • I1) else exit to C





### **ASM Example: Parity Checker**



Trace paths to derive state transition tables

Input X, Output Z

Nothing in output list implies Z not asserted

Z asserted in State Odd


**Symbolic State Table:** 

<u>Input</u>	Present State	Next State	Output
F	Even	Even	
Т	Even	Odd	_
F	Odd	Odd	Α
T	Odd	Even	Α


#### **Encoded State Table:**

Input	Present State	Next State	Output
0	0	0	Ó
1	0	1	0
0	1	1	1
1	1	0	1

## **ASM Chart: Vending Machine**




### **Moore and Mealy Machine Design Procedure**



**Moore Machine** 

Outputs are function solely of the current state

Outputs change synchronously with state changes



**Mealy Machine** 


Outputs depend on state AND inputs

Input change causes an immediate output change


Asynchronous signals

### **Equivalence of Moore and Mealy Machines**

Moore Machine



Outputs are associated with State




Outputs are associated with Transitions


Mealy Machine

### **States vs Transitions**

Mealy Machine typically has fewer states than Moore Machine for same output sequence




### **Complete ASM Chart of Moore Machine**



Note: All Outputs Associated With State Boxes
No Separate Output Boxes — Intrinsic in Moore Machines


### **ASM Chart of Mealy Machine**

$$S0 = 00$$
,  $S1 = 01$ ,  $S2 = 10$ ,  $S3 = 11$ 



NOTE: Some Outputs in Output Boxes as well as State Boxes This is intrinsic in Mealy Machine implementation

## **Synchronous Mealy Machines**




latched state AND outputs

avoids glitchy outputs!

A busy highway is intersected by a little used farmroad. Detectors C sense the presence of cars waiting on the farmroad. With no car on farmroad, light remain green in highway direction. If vehicle on farmroad, highway lights go from Green to Yellow to Red, allowing the farmroad lights to become green. These stay green only as long as a farmroad car is detected but never longer than a set interval. When these are met, farm lights transition from Green to Yellow to Red, allowing highway to return to green. Even if farmroad vehicles are waiting, highway gets at least a set interval as green.

Assume you have an interval timer that generates a short time pulse (TS) and a long time pulse (TL) in response to a set (ST) signal. TS is to be used for timing yellow lights and TL for green lights.

**Picture of Highway/Farmroad Intersection:** 



• Tabulation of Inputs and Outputs:

ST

Input Signal	Description
reset	place FSM in initial state
C	detect vehicle on farmroad
TS	short time interval expired
TL	long time interval expired
Output Signal	Description
HG, HY, HR	assert green/yellow/red highway lights
FG, FY, FR	assert green/yellow/red farmroad lights


start timing a short or long interval

• Tabulation of Unique States: Some light configuration imply others

State	Description
S0	Highway green (farmroad red)
<b>S1</b>	Highway yellow (farmroad red)
<b>S2</b>	Farmroad green (highway red)
<b>S3</b>	Farmroad yellow (highway red)


**Refinement of ASM Chart:** 

Start with basic sequencing and outputs:




Determine Exit Conditions for S0:

Car waiting and Long Time Interval Expired- C ● TL



S1 to S2 Transition:
Set ST on exit from S0
Stay in S1 until TS asserted
Similar situation for S3 to S4 transition



S2 Exit Condition: no car waiting OR long time interval expired

