DEPARTMENT OF COMPUTER ENGINEERING. UNIVERSITY OF BENIN, BENIN CITY 2016/2017 SESSION 2ND SEMESTER EXAMINATION

28/07/2017

Time: 3hours CPE522: SYSTEM PROGRAMMING ATTEMPT FIVE (5) QUESTIONS ONLY

1a architecture Behavioural of JK_Flipflop is -- signal declaration. signal quemp, qbartemp : std_logic := '0'; begin O <= gtemp Qbar <= qbartemp process(clk,reset) begin if(reset = '1';) then qtemp <= '0'; abartemp <= '1': elseif(rising edge(clk)) then if(j= '0' and K = '0') then NULL: else(J= '0' and k= '1') then qtemp <= '0': qbartemp <= '1'; elseif(J= '1' and k = '0') then qtemp <= '1'; qbartemp <= '0'; else quemp < not temp; qbartemp <= not qbartemp, end if: end if. end process. end Bebavioral;

- Write the form of the process statement used in the behavioural description
- Rewrite the description using the wait statement
- Write and explain the form of the walt statement used n.
- Rewrite the general form of the process statement for your answer to Qulaii iii:
- What does the NULL statement as used in the process statement, do? iv:
- Write the general form of the conditional control used in the process statement

(16marks)

function and procedure are classified as subprograms in VHDL. Explain features that differentiate them

(4marks)

- Discuss the special characteristics of VHDL data pathways. 2a.
- b. Consider the process statement of Qn2b

P1: Process

Variable B: integer := 1;

Begin

Loop1:

For A in 1 to 12 loop

B:= 400:

Loop2: loop

If B < (A ** 2)

Exit loop2:

End if:

B:=B/A:

End loop loop2;

End loop loop1;

Wait:


End process

Rewrite the process statement using the next statement. L

Write the syntax for the next statement. (15 marks) ii

Briefly discuss the 'wait statement as used in VHDL. (5 marks)

- Write and explain the general syntax for a variable assignment (2 marks) 3n.
- I list and define the basic concepts of hardware structure (3 marks)
- Consider the device fig. Qn3b



Liquible- nome : 2 engression

Fig. Qn3b

- Write a VHDL description for the components used as (a) building block(s) for the digital device of fig. On 35 using behavioural description for architecture body.
- Write a structural description for fig. Qa3b using positional association for the ii. component instantiation statement

(15 marks)

Given the function f(X, Y, Z) = XYZ + XYZ + XYZ + XYZ + XYZ4u.

Sketch the logic circuit represented by the logic function.

architectural between of 4 = 1 15 Porce 22 Entry delignation

Entity Figansh 15 Port (Ambintin in gladeziel summer cont ont side logic)

End entity; auchitectural


	Write the architecture behavioural description for the device saling concerns to the Design, using ROM, a square look up and the machine. Write the architecture behavioural description for the device saling concerns to the device saling concerns
	analyza architecture to the local
A COLUMN TO SERVICE A COLU	b. Skare Mark to the Section of the device
ALC: NAME OF TAXABLE PARTY.	and der
100	Design, well- components of a govice using care
F	ii. We same ROM, a square t
Marie a	Sketch and define the components of a finite state machine ii. What is a look up to be to
BERTHALL I	What is a "Prable?" (x) = 1 x for 0 =
	Distinguish between a PAL, ROM and PLA. (12 Marks) (13 Marks) (14 Marks) (15 Marks)
10000	
100000000000000000000000000000000000000	b. Table Qn.6a below is the truth table of a code convener. Design a PAL logic 7a (8 Marks) (8 Marks) (8 Marks) (8 Marks)
10000	b. Out in the truth table of a code come
0.000	b. Outline the advantages of PLDs. (6 Marks)
1000	7a. The state is (6 Marks)
	i. Generals of a service machine
1000000	i. Generate a state table for the machine Design a FSM (6 Marks) (6 Marks) (6 Marks) Generate a state diagram of a service machine is as shown in Fig.Qn7a
CONTRACTOR OF THE PARTY OF	iii. What down to
- B. F. 13	b. Outline the advantages and (15 Marks)
A COLUMN	b. Outline the advantages and disadvantages of FSMs (5 Marks)
	2
1000	Table Qn.6a: Code converter truth table
100000	A B C D W X Y Z
	TO THE PARTY OF TH
	0 0 1 0 0 0 0 1 1
	0 0 1 1 0 0 1 1
6.96	A B C D W X Y Z
Charles of a	0 1 1 0 1 1 0 1
400	0 1 1 1 1 1 0 2 1 W
200	1 0 0 0 1 1 0 0 0 1 Reset 14
	1 0 1 0 X X X X Reserve
	1 0 1 1 X X X X
	1 1 8 1 × × × × × × × × × × × × × × × ×
	1 1 1 0 X X X X X
	1 1 1 1 X X X X X X X X X X X X X X X X
Section 1981	O M TO NI O
	53 (50) (55) (56)
	(open lopen
and the same of	Prince I NY 10
	Wight SS (open)
1	(open) (open)
- 5000	Topen Topen G
Marine Co.	Fig.On.7a
STATE OF THE PARTY OF	D = Dime = 10 Cents
	Tack date park has a true asserted
	Tack doll property a serie to
the state of	The state of the s
DE LESS	white about may be passed over the
	Programmy .
	Scanned with CamScanner
	Countries with Confedential

DEPARTMENT OF COMPUTER ENGINEERING FACULTY OF ENGINEERING UNIVERSITY OF BENIN

SECOND SEMESTER EXAMINATION (2018/2019)


CPE522: DIGITAL SYSTEM DESIGN WITH VHDL 3HOURS INSTRUCTIONS: ANSWER FIVE QUESTIONS IN ALL AND ATLEAST ONE FROM EACH SECTION

Q1_a) Consider the gate diagram below:



- Write a HDL program for the above device.
- The output obtained from (i) above, should be convene to five different locations. i) ii)
- If given constants "true" and "false" which can be used as fixed buses for 1's or 0's. b)
- Implement the HDL stub file for the constants in (b). Suppose we named the gate "WALLOP" i)
- If a chip gate named "WIDGET" has a multiple outputs. Write an HDL stub file for defining the ii) (c) chip.

Q2 Consider the logic circuit of fig Qn 2(a) below:



- Generate the truth table for the logic device From the truth table, generate the logic function for the logic device (1)
- Write a HDL stub file for the device Explain briefly the following terms in relations to the structured design: (ii) (111)

Schematic circuit capture Q3.

- Design process (samulation, synthesis) Structural design decomposition
- n 103
- Design level
- 1117 147

(14marks)


(14marks)

SECTION B

- (2marks) a) Lists four VHDL capabilities that you know
- (4marks) 6) Write and explain the general syntax of the architecture body
- (Smarks) Write a VHDL description for a 4:1 multiplexer using structural modelling (5
- (3marks) Write a VHDL program for an exclusive NOR gate using with-select statement d)
- Write a VHDL description for a full subtractor. Develop the sum of products a) of the Boolean equation (8marks)
- (3marks) Write a VHDL description for an XOR gate using when-else statement 6)
- (3marks) Write a VHDL program for RS flip-flop using behavioural modelling C)

SECTION C

- (5marks) With a suitable diagram describe the Mealy and Moore models of Finite a) State Machines
- Use the classical design method to design a 0-to-7 counter (Tip clearly show (7marks) the state diagram, transition table etc] b)



- c) Use VHDL to redesign design the 0-to-7 counter in (b) and highlight the differences (8marks) in the two design approaches
- An alternative to state diagram representation for FSMs is the algorithm state machine. (5marks)
 - Consider, the VHDL code below. Manually synthesize the digital system (7marks) 3)
 - ARCHITECTURE a3 OF mux2_1 IS b)

OUT <= ((B AND NOT (SEL)) OR (AAND SEL));

END a3:

Q7.

(8marks)

c) Consider, the VIIDL code below

i. Sketch the state diagram ii. Briefly describe the digital system ARCHITECTURE a1 OF mux2_1 IS P1: PROCESS (sel, in0, in1)

BEGIN

IF (sel = '0') THEN

yout <= in0;

ELSE

yout <= in1;

END IF;

END P1;

END al;

GOODLUCK

UNIVERSITY OF BENIN, BENIN CITY CPES22: SYSTEM

		STSTEM PROS		7
	la.	A 540 ATTEMPT FOR A	Time: 3hours	28(10/201))
		tull sub-tractor	QUESTIONS ONLY	
		D.R. implements the arithmetic and	mateur	100
		A full sub-tractor implements the arithmetic equal $B_{out} = A - B - B_{in}$	auton	
		Where D	6	
		products B Bout denote the disc.		
	4	Boolean equation for seal	prow functions respectively.	Derive a canonical sum-of-
	1	Where Di and Bout denote the difference and be products Boolean equation for each output.	4 2	5. £
	ii.	Draw the logic circuit.		b 7
	iii.			
-	iv.	Write the architecture behavioural description is	for the device.	7 0
		Write the structural description for the device.	, , ,	(12marks)
2	b.	Write	1.1	8 3
6		Write an entity declaration for a device with th	e following ports:	
		Port D is a 12-bit bus, input only		1 bein
		Port OE and CLK are each input bits	100	dition duty
		Port AD is a 12 line to input bits		52
		Port AD is a 12-bit, bi-directional bus		
		Port A is a 12-bit bus, output only	+	
		Port INT is a three-state output		44
		Port AS is an output only		(4marks)
	C,	State the general form of an object declaration	and explain.	(4marks)
39	22	List and explain the major constructs in VHDI		(12marks)
Y.	7		the second	wantiment V and V The
	Ъ.	A two-to-one multiplexer has three data inputs	s, a, b, and c and two select	to h otherwise 7 is equal to
	mul		IN 10 a. H 1 - 1, 2 is equal	E. A.
	8	Write an entity declaration for the multiplexer	United may reshies and be	(Smarks)
		multiplexer.	15 20 10 10 10 10 10 10 10 10 10 10 10 10 10	ocess statement for the (5marks) (3marks)
	C.	State the purposes that procedures serve in VI List the characteristics of a process statement	HDL .	
		The state of the s	- FIEL	(4marks)
	332	List the characteristics of a process statement		P-1
	1		251	-Z
	b:	Consider the process statement below	42	Pract ST _ W
		0.000		4 /300
		Signal S. Integer =0.		Part -
		PI: PROCESS	7.2	7,200
		Begin		
		S<= transport after lns. 2 after 3ns. 4 after S<= transport after lns. 2 after 3ns. 4 after	Ins. 7 after 5ns;	14 × =1
		Ses transport I after ins are:		2:9
		See transport 2 after 2ns.	Sas, o after 10ns;	MINE - 4 T
		See transport 3 after Sns. 4 after 4ns. 4 after	The state of the s	7-6
		Wait		1 1 2 2
		End Process.		elte 250 (6marks)
	L	What does this process statement do?	157	(dinesse)
	H	What is the ellect of the		
		CA OF TA OF	14 40	2/30
			· C.F.	

will turn on when togals to the reading (as families) will turn off. Sketch the device described Write the architecture description of the device using concurrent signal assignment statement (10) 4a. Consider the process statement of Qn4a (10marks) P1 Process Variable B: Interger:= 1;-Loop1 ALL FORA in 1 to 12 loop-B = 400: -Loop2: loop If B = (A * *2) 4 54- 1 1 Exit loop2: End if: -B = B/A:-End loop loop2;-End loop loop1: -- +3 100 Wart End process Rewrite the process statement using the while statement. Write the syntax for the while statement. iii Write the general form of the process statement used (10marks) b . Function and procedure are classified as subprograms in VHDL. Explain the features that differentiate (3marks) them. write the general form of a VHDL function (3marks) Write a VHDL "function" description for a 3-input exclusive OR function (4marks) Design, using ROM, a square look up table for $F(x) = \begin{cases} 2x^2, & \text{for } 0 \le x \le 5 \\ 0, & \text{otherwise} \end{cases}$ (12marks) What is a look up table? Outline the advantages of PLDs (8marks) Distinguish between a PAL, ROM and PLA The state diagram of a service machine to as shown in Fig.On7a Generate a state table for the machine 611 Design a FSM for the service machine (15marks) What does this machine do-Outline the advantages and drasdvantages of FSMs (5marks) Consider a dror combination lock FSM in Fig. Q7 with the following specification:

- When a user punches in 3 values in sequence, the door should open; if there is an error the lock must be reset; once the door opens the lock must be reset
- Inputs consist of sequence of input values, reset
- Outputs consists of door open/close
- Memory of the system must remember combination or always have it available as an input
- (a) i. Identify the number of states 5 2 4 2 ii. Describe each of the states and the corresponding transitions identify the input and output of the FSM

(5marks)

(b) Explain how you can come up with an optimal encoding scheme for the states

(5marks)

(c) Develop a state transition table for the FSM

(10marks)

ERR

