

Signal Groupings




Figure 2-1 Signals identified by Functional Group

TIME	1	2	TRST
TO	3	4	GND
PO (Voc)	5	€	no pin
TDO	7	8	GND
TCK_RET	9	10	GND
TCK	11	12	GND
EMUO	13	14	EMU1

100	I ex data output	N	001
тск	Test clock: 10.368 MHz clock source from emulation cable pod, that can be used to drive the system test clock.	OUT	IN.
TRST	Test reset	OUT	IN
EMU0	Emulation pin 0	IN	INOUT
EMU1	Emulation pin 1	IN.	INOUT
PD[Vec]	Presence detect: It indicates that the emulation cable is connected and that the power is powered up	IN	оит
TCK_RET	Test clock return, input to the emulator	N	OUT
GND	Ground		

Fig. 20: Fourteen-pin JTAG header and corresponding signals. Picture courtesy of Tl.

TI C6713 DSP example

The peripherals available on TI's TMS320C6713 DSP are shown in Fig. 21 as boxes encircled by a yellow shape. The white boxes are components common to all C6000 devices, while grey boxes are additional features on the TMS320C6713 DSP.

Many peripherals are available on this DSP; however, there are pins that are shared by more than one peripheral and are internally multiplexed. Most of these pins are configured by software via a configuration register, hence they can be programmed to switch functionality at any time. Others (such as the HPI pins) are configured by external pullup/pulldown resistors at DSP chip reset; as a consequence, only one peripheral has primary control of the function of these pins after reset.




Fig. 21: TI TMS320C6713 DSP available peripherals. Picture courtesy of TI.

191