

T<sup>th</sup> August, 2015

CPE22: SYSTEM PROGRAMMING

Time: 1 ½ hours

**INSTRUCTION: ATTEMPT ALL QUESTIONS.**

1. Consider Fig.Qn1.




Fig.Qn1

- a. Write a structural description for Fig.Qn1 using named association for the component instantiation statement. List and define the basic concepts of hardware structure.
2. Distinguish between component and entity declarations
3. One advantages of VHDL is Benchmarking capabilities. Explain why these are considered advantages
4. Define the following: i. Event ii. Sensitivity channel
- 5a. What is a VHDL identifier?
- b. State the rules for defining VHDL identifiers.)
- c. Consider the description:  
Architectural behavior of D is  
*begin*  
    Process(x,y)  
    *begin*  
        If x = '1' and y = '1' then  
            Z <= transport '1' after delay;  
        Else  
            Z <= transport '0' after delay;  
        end if;  
    end process;  
end architecture;
- i. Briefly explain the behaviour of the digital device described by the process statement.
- ii. Sketch the device described (6 Marks)

**GOODLUCK!!!**



```

entity 'entity_name' is
port (Signal_name, Signal_name, Signal_name,
      mode type;
      Signal_name; mode type);
end entity_name;

```

The general form of an entity declaration for a digital device  
features of fig Q.3 → given as

```

Entity 'Entity_name' is by the device
port (Signal_name, Signal_name, Signal_name;
      mode type;
      Signal_name, mode type);
end entity;

```

```

Entity 'entity_name' is
port (Signal_name, Signal_name; Signal_name;
      mode type;
      Signal_name; mode type);
end entity_name;

```

VHDL is a strongly typed language because every object in a VHDL Construct has a type and can only hold values of that type. The type of an object is fixed in its declaration.

VHDL is a strongly typed language because every object in the VHDL Construct has a type and can only hold values of that type. A type of an object is fixed to its declaration.

VHDL is a strongly typed language because every object in the VHDL language has a type, and can hold values of that type. A type of an object is fixed in its declaration.



The fundamental differences b/w the Entity declaration and Component declaration is

1. Entity declaration is a Separately compilable library unit can never occur in another library unit.

whereas the Component declaration can occur inside the library unit

2. An entity declaration declares something that really exist in the design library whereas a component declaration merely declares a template that does not really exist in the design library.

procedures may <sup>be use for</sup> have the purpose of isolating the complicated section / part of the process statement. This helps to add to the functional breakdown of <sup>behaviour</sup> the process statement so that it can be easier to read

Procedures may be used for the purpose of isolating the complicated section / part of the process statement. This helps to add to the functional breakdown of the behaviour and makes the process statement to be easier to read.

Procedures are also used to encapsulate behaviour code which can be used by different processes. The behaviour of the procedure is the same for all calls over different parameters.

2c. Purpose that procedure serve in VHDL.

soln  
procedure may serve as a purpose for isolating the complicated part / section of the process statement. This helps to add to the functional breakdown of the behaviour and makes the process statement easier to read.




2. procedure may be used to encapsulate behaviour code, so that it can be used by different processes.

The behaviour of the procedure is the same for all calls and different in parameters.



process statement assigns value/time points to  
Signal down S.


(ii)  $S \leftarrow 2 \text{ after } 1\text{ns}, 3 \text{ after } 3\text{ns}, 4 \text{ after } 4\text{ns}, 5 \text{ after } 5\text{ns}.$



Component identifier is  
~~Data Declaration~~ (Port.)  
end Component



Signal name, Signal name:  
mode type;  
Signal name: mode type  
end Component name



next Syntax

next — (condition) loop  
Statement

Variable  $\leftarrow$  Signal name  $\neq$  value

Component, Component name  
Port (Signal name, Signal name:  
mode type;  
Signal name, mode type);  
end Component name