
ECE 111 Final Project

Amaan Singh
Peter Wang

SHA-256 Description

- SHA-256 is a encryption algorithm that takes up to 2^{64} bit of “message” and generates a 256-bit output.
- Breaks the “message” into block size of 512 bit (16 words). The last block will contain the length of the message in the last 64 bits.
- Each message will generate an almost guaranteed unique hash code output.

Design objectives and constraints

Objectives:

- Successful implementation of SHA-256 with block size of 16 word.
- Optimization for lower area delay product.

Constrains:

- Each block only consists 16 words, however, the compression process takes 1 word for each cycle and each block takes 64 cycles.
- Potential sizing constraints due to the FPGA technology.

Design Challenges

- Memory access (Reading memory address offset)
- Picking structure for the FSM implementation (single always block vs. separate always_ff and always_comb).
- Calculating the number of blocked needed
- Reducing the delay while maintaining a reasonable resource utilization.
- Padding the message correctly and saving the message length.

Optimization

- Implementation using single always_ff block.
- Reallocate existing registers to reduce area.
- Reduce the number of registers needed as a whole.
- Parallelism during the BLOCK state to reduce the number of cycles.


Result:SHA-256

- Waveform, resouce utilization, and Area*Delay

<<Filter>>	
Fitter Status	Successful - Fri Dec 15 14:34:47 2023
Quartus Prime Version	22.1std.2 Build 922 07/20/2023 SC Lite Edition
Revision Name	1004
Top-level Entity Name	simplified_sha256
Family	Arria II GX
Device	EP2AGX45DF29I5
Timing Models	Final
Logic utilization	23 %
Total registers	2672
Total pins	118 / 404 (29 %)
Total virtual pins	0
Total block memory bits	0 / 2,939,904 (0 %)
DSP block 18-bit elements	0 / 232 (0 %)
Total GXB Receiver Channel PCS	0 / 8 (0 %)
Total GXB Receiver Channel PMA	0 / 8 (0 %)
Total GXB Transmitter Channel PCS	0 / 8 (0 %)
Total GXB Transmitter Channel PMA	0 / 8 (0 %)
Total PLLs	0 / 4 (0 %)
Total DLLs	0 / 2 (0 %)

	Fmax	Restricted Fmax	Clock Name	Note
1	100.18 MHz	100.18 MHz	clk	

	Resource	Usage
1	▼ Estimated ALUTs Used	3684
1	-- Combinational ALUTs	3684
2	-- Memory ALUTs	0
3	-- LUT_REGS	0
2	Dedicated logic registers	2672
3		
4	▼ Estimated ALUTs Unavailable	2153
1	-- Due to unpartnered combinational logic	2153
2	-- Due to Memory ALUTs	0
5		
6	Total combinational functions	3684
7	▼ Combinational ALUT usage by number of inputs	
1	-- 7 input functions	2
2	-- 6 input functions	2151
3	-- 5 input functions	168
4	-- 4 input functions	161
5	-- <=3 input functions	1202
8		
9	▼ Combinational ALUTs by mode	
1	-- normal mode	3142
2	-- extended LUT mode	2
3	-- arithmetic mode	396
4	-- shared arithmetic mode	144
10		
11	Estimated ALUT/register pairs used	7802
12		
13	► Total registers	2672
14		
15		
16	I/O pins	118
17		
18	DSP block 18-bit elements	0
19		
20	Maximum fan-out node	sta...UTE
21	Maximum fan-out	2812
22	Total fan-out	32711
23	Average fan-out	4.96



Bitcoin Description

- A simplified version of bitcoin blockchain hashing with 16 nonce (unique seeds).
- Hashing implemented using previously built SHA-256

Design objectives and constraints

Objectives:

- Improve area delay product for both serial/parallel implementation.
- Efficient usage of limited FPGA resource

Constraints:

- Physical area limitation of FPGA
- Optimization for delay and area

Design Challenges

- Reducing area consumption when using the parallel implementation
- Not a

Optimization/Parallelization

- Serial implementation.
- Greatly reduced the number of cycles by hashing the first 16 words once and the last 4 words 16 times.
- Restructuring the SHA-256 for less area consumption.

Result:Bitcoin

- Waveform, resouce utilization, and Area*Delay

	Compilation Hierarchy Node	Combinational ALUTs	Dedicated Logic Registers	Block Memory Bits	DSP Elements	DSP 9x9	DSP 12x12	DSP 18x18	DSP 36x36	Pins	Virtual Pins
1	bitcoin_hash	6153 (6153)	2732 (2732)	0	0	0	0	0	0	118	0

Fitter Status
 Quartus Prime Version
 Revision Name
 Top-level Entity Name
 Family
 Device
 Timing Models
 Logic utilization
 Total registers
 Total pins
 Total virtual pins
 Total block memory bits
 DSP block 18-bit elements
 Total GXB Receiver Channel PCS
 Total GXB Receiver Channel PMA
 Total GXB Transmitter Channel PCS
 Total GXB Transmitter Channel PMA
 Total PLLs
 Total DLLs

Successful - Sat Dec 16 23:54:49 2023
 22.1std.2 Build 922 07/20/2023 SC Lite Edition
 1004
 bitcoin_hash
 Arria II GX
 EP2AGX45DF29I5
 Final
 29 %
 2732
 118 / 404 (29 %)
 0
 0 / 2,939,904 (0 %)
 0 / 232 (0 %)
 0 / 8 (0 %)
 0 / 8 (0 %)
 0 / 8 (0 %)
 0 / 8 (0 %)
 0 / 4 (0 %)
 0 / 2 (0 %)

	Fmax	Restricted Fmax	Clock Name	Note
1	100.18 MHz	100.18 MHz	clk	

	Resource	Usage
1	▼ Estimated ALUTs Used	6153
1	-- Combinational ALUTs	6153
2	-- Memory ALUTs	0
3	-- LUT_REGS	0
2	Dedicated logic registers	2732
3		
4	▼ Estimated ALUTs Unavailable	2138
1	-- Due to unpartnered combinational logic	2138
2	-- Due to Memory ALUTs	0
5		
6	Total combinational functions	6153
7	▼ Combinational ALUT usage by number of inputs	
1	-- 7 input functions	4
2	-- 6 input functions	2134
3	-- 5 input functions	2272
4	-- 4 input functions	189
5	-- <=3 input functions	1554
8		
9	▼ Combinational ALUTs by mode	
1	-- normal mode	5530
2	-- extended LUT mode	4
3	-- arithmetic mode	475
4	-- shared arithmetic mode	144
10		
11	Estimated ALUT/register pairs used	8444
12		
13	► Total registers	2732
14		
15		
16	I/O pins	118
17		
18	DSP block 18-bit elements	0
19		
20	Maximum fan-out node	clk_put
21	Maximum fan-out	2733
22	Total fan-out	44360
23	Average fan-out	4.86

Conclusion

- In this project, we learned about the SHA-256 encryption and its applications in the form of bitcoin chain block. We begin by implementing the 16 word version of SHA-256 (originally 64 word) using word expansion function. After thoroughly testing the SHA-256 and making sure it works for various message length, we combined 16 SHA-256 block to implement a 16 nonce bit coin block chain. The block chain generation can either be done by serial or parallel implementation. Both implementation have its unique advantages as trade off between area and delay/number of cycles. Thus this project provides an exposure of the real life design problem where trade-offs are made to satisfy various design requirements.