

Figure 2: Hardware Validation of Power–Thermal Throttling

