Tensile Tuning and Workflow

William Gilmartin

Alex Liu

Scott Quiring

Babak Poursartip

June 26, 2024

Contents

1	Tensile and rocBLAS	3
	1.1 How to study this document	3
	1.2 Goals of Tensile Tuning	3
	1.2.1 Solution Selection Model	3
	1.2.2 Tuning with Tensile	3
2	Basic Example (Hello Tensile Tuning)	4
3	Tensile Tuning Workflow	5
	3.1 Steps in Tensile Tuning	5
	3.2 Tensile Application	6
	3.3 The Tensile Tuning Configuration (input to Tensile)	6
	3.3.1 GlobalParameters	6 7
	3.3.2 BenchmarkProblems	9
	3.3.4 LibraryClient	9
		10
		10
		10
	3.5.2 The Tensile Logic File	12
4	Integrating new libraries in rocBLAS	13
•		13
		14
5		15
		15
		15 18
		18
		19
		19
_	Thereing Automotion	20
6	8	20 20
	6.2 rocBLAS Logging Information	
	6.3 Tuning Automation Scripts	
	6.3.1 The provision_tuning.sh Script	
	6.3.2 The provision_verification.sh Script	22
	6.3.3 The run_validation.sh Script	22
	1	22
		23
	6.3.6 The master_tuning_script.sh Script	23
7	Tuning Considerations	24
A	ROCm and Tensile Installation and References	24
		25
		25
В	Tensile Kernel Naming Convention	25
C	Parameter Name Abbreviation Mapping	25
D	Library Logic Specifications	28
_		

1 Tensile and rocBLAS

rocBLAS is a BLAS implementation that is included as part of AMD's ROCm project offerings which optimizes the BLAS routines for AMD's GPUs. The GPU kernels which implement the rocBLAS blas3 gemm routines are optimized using Tensile, which is a utility that benchmarks the performance of selected kernels that are generated from "tuning parameters" and selected for inclusion in the final library based on the results. This library is included as part of the rocBLAS package and loaded at run-time during initialization. For a given gemm call, the problem parameters are passed to the Tensile client which selects the kernel with the best-known performance for the problem.

1.1 How to study this document

This document provides general information about the Tensile project. We recommend that a new reader clone and skim the Tensile repo before reading this document. Among the Tensile files, pay particular attention to

```
<path-to-Tensile-repo>/Tensile/Common.py
```

We will refer to this script in the following sections. We also recommend you visit the rocBLAS repo and its documentation, especially the *Level 3 BLAS GEMM* function, which is what Tensile is tuning for. A guide for the installation of rocBLAS and Tensile can be found in Appendix A.

1.2 Goals of Tensile Tuning

Every problem that can be solved with a generalized algorithm can be customized based on the application. In this case, we are solving problems on AMD GPUs which are highly configurable and can accomplish a given task in countless ways. We have many choices for distributing workload, hardware resources, vector parallelization, and unrolling loops, just to name a few. How do we know which are the best choices, guaranteeing correct results with the best performance?

One way that we can deal with this is by considering parameterized benchmarks. We choose parameters and problem sizes that we are interested in and try different combinations of these values to gain insight into their effects on correctness and performance. Once validated for the correctness and benchmarked for relative performance advantages, each of these combinations is considered a valid 'solution' to the problem. The goal of the Tensile tuning process is to build libraries containing GPU kernels that provide optimized performance for any problem specification within a given problem domain. The solution selection method maps an incoming problem or set of problems to the kernel which is optimal for the said problem(s).

1.2.1 Solution Selection Model

The model that Tensile uses for selection is a metric-based one that compares the target problem sizes against sizes used as representations (called exact sizes) within the model. These representation sizes are those tuned by Tensile during the tuning process so that for each exact size, there is a mapping from that specific size to the optimal kernel. In the model, if the incoming problem size happens to be one of the representative (exact) sizes, then the corresponding kernel is selected. However, if the problem size is not an exact size (a representation), then the selection falls back to an alternative means of selection, which in the current version of Tensile is based on a metric—or distance—from the representation space (that is, the set of exact sizes representing the model). The size specification is in the form of the gemm type problem description: based on the dimensions of the C matrix, the summation size, and the batch count of the problem. The metric selection finds the representative (exact) size which is closest to the incoming problem size in terms of the metric. The selection then returns the kernel which is optimal for the representative size.

The objective of building the Tensile library is to find the optimal set of representative sizes and associated kernels which best models the problem domain. The Tensile tuning process will take a given set of problem sizes and create the internal mappings which map those problem sizes to the respective optimal kernel.

1.2.2 Tuning with Tensile

The Tensile tuning process performs tuning for sets of problem sizes (the problem space) upon sets of kernels (the kernel space) defined by the specification of the tuning. The set of problem sizes along with the set of kernels together defines the configuration space for the tuning:

tuning configurations space = solutions \times problem sizes.

The results of the tuning will produce the ideal kernel from within the kernel space for each problem size within the problem space, thus generating the mapping which is used in the selection.

2 Basic Example (Hello Tensile Tuning)

As a simple example of running the tuning application, look at the configuration file <u>tuning.yaml</u>. This provides Tensile with the specifications for a simple tuning run using Tensile: the content will be described in more detail latter in this document. The following example shows how to execute a full round of tuning using Tensile.

```
# clone Tensile
$ git clone https://github.com/ROCmSoftwarePlatform/Tensile.git

# set up tuning run
$ cd Tensile
$ mkdir build_test
# we perform all the tuning processes in a folder starting with build_*. Any folder
    like this will be ignored in the repo.
$ cd build_test
# Tensile/tuning_docs/examples has some sample Tensile input configuration file. See
    also Tensile/Tensile/Configs
$ cp ../tuning_docs/examples/example_vega20_tuning.yaml .

# run tensile
$ ../Tensile/bin/Tensile example_vega20_tuning.yaml . > tuning.out 2>&1
```

In this example, we ran the tuning configuration for a system with a vega20 GPU installed (this example configuration can be found in the Tensile/tuning_docs/examples sub directory of the Tensile repo). The configuration parameters which enable tuning for this specific device are described in the Library Logic Parameters section of this document.

The output of the benchmark run (tuning.out) contains useful information for examining the performance of the problem sizes as measured against the selected set of kernels that are being benchmarked. An excerpt is shown below.

```
run, problem-progress, solution-progress, operation, problem-sizes, solution,
validation, time-us, gflops, empty, total-gran, tiles-per-cu, num-cus, tile0-gran,
tile1-gran, cu-gran, wave-gran, mem-read-bytes, mem-write-bytes, temp-edge,
clock-sys, clock-soc, clock-mem, fan-rpm, hardware-samples, enqueue-time
0, 0/3, 0/5, Contraction_l_Ailk_Bljk_Cijk_Dijk, "5504,5504,1,3104",
Cijk_Ailk_Bljk_SB_MT64x64x16_SE_GSU1_K1_TT4_4_WG16_16_1, NO_CHECK, 17423.79,
10794, , 0.99, 123.27, 60, 1.00, 1.00, 0.99, 1.00, 11875254272, 121176064, 36.00,
700.00, 971.00, 1000.00, 845.00, 1, 2020-09-29 13:32:14.002548
0, 0/3, 1/5, Contraction 1 Ailk Bljk Cijk Dijk, "5504,5504,1,3104",
Cijk_Ailk_Bljk_SB_MT64x64x16_SE_GSU4_K1_TT4_4_WG16_16_1, NO_CHECK, 17953.34,
10475, , 1.00, 493.07, 60, 1.00, 1.00, 1.00, 1.00, 11754078208, 363528192, 36.00,
1801.00, 971.00, 1000.00, 845.00, 1, 2020-09-29 13:32:14.029611
0, 0/3, 2/5, Contraction_l_Ailk_Bljk_Cijk_Dijk, "5504,5504,1,3104",
Cijk_Ailk_Bljk_SB_MT128x128x16_SE_GSU1_K1_TT8_8_WG16_16_1, NO_CHECK, 15872.19,
11849, 0.99, 30.82, 60, 1.00, 1.00, 0.99, 1.00, 5998215168, 121176064, 36.00,
1801.00, 971.00, 1000.00, 845.00, 1, 2020-09-29 13:32:14.058389
0, 0/3, 3/5, Contraction_l_Ailk_Bljk_Cijk_Dijk, "5504,5504,1,3104",
Cijk_Ailk_Bljk_SB_MT128x128x16_SE_GSU4_K1_TT8_8_WG16_16_1, NO_CHECK, 17040.37,
11036, 0.99, 123.27, 60, 1.00, 1.00, 0.99, 1.00, 5877039104, 363528192, 36.00,
1801.00, 971.00, 1000.00, 845.00, 1, 2020-09-29 13:32:14.082752
0, 0/3, 4/5, Contraction_l_Ailk_Bljk_Cijk_Dijk, "5504,5504,1,3104",
Cijk_Ailk_Bljk_SB_MT64x64x16_SE_GSU1_K1_TT8_8_WG8_8_4, NO_CHECK, 26010.67,
7230, 1.00, 493.07, 60, 1.00, 1.00, 1.00, 1.00, 11875254272, 121176064, 36.00,
1801.00, 971.00, 1000.00, 843.00, 1, 2020-09-29 13:32:14.110139
```

•••

The text in the red shows the problem dimensions, the kernel name, and the performance (GFlops) as measured by Tensile (to quickly detect GFlops in each line, look for ,,.). This is useful when iterating through a tuning exercise that takes more than one benchmark run. The output also provides the user with a snapshot of the performance of the sizes for each of the kernels being measured by Tensile. In this example, the blue text indicates the progress of the problems and solutions. A problem is defined by the size specification (the sizes that are being benchmarked) and the solutions are defined by the kernels generated by Tensile during the initial stages of execution. Here, we see problem 0 of 3 (0/3) is being presented. This problem was benchmarked for each of the kernels that Tensile generated, in this case, 5 total kernels ([0-4]/5). The performance of the first measurement is highlighted in red. The final results of the tuning will be the best performing kernel for each of the sizes being measured; in this example, it is highlighted in green. We can see here that the best kernel for problem 0 was Cijk_Ailk_Bljk_SB_MT128x128x16_SE_GSU1_K1_TT8_8_WG16_16_1, and hence, this is the one that will be selected for the final library.

As part of the tuning process, one can examine these results and get a sense of how good the tuning parameters are that are being used in the current sweep of the tuning parameters. If needed, adjustments to the tuning parameters can be made for later iterations.

3 Tensile Tuning Workflow

The Tensile tuning workflow may be viewed conceptually as a different operation than a simple Tensile tuning pass, which performs tuning as a single pass of the Tensile application. During a complete tuning exercise, it could take multiple iterations to reach the desired performance. A single tuning iteration of tuning in Tensile can be broken down into several steps; the Tensile application performs those steps as part of a complete unit.

3.1 Steps in Tensile Tuning




Figure 1: a complete Tensile tuning pass

The input to Tensile is a tuning configuration file that provides the set of parameters used to drive the tuning process for a given iteration. Before running Tensile, the user should prepare and drop the configuration (*.yaml) file in the working directory (build*). Upon running Tensile, it reads the configuration file and performs the steps indicated in Figure 1. Each of the steps corresponds to the directories created by the Tensile application located within the working directory:

- **Step 0** This step creates the Tensile client application which is the executable that does the benchmarking. This is found in the directory **0_Build**.
- **Step 1** The second step does two tasks. The first part of this step generates a library containing all the solutions that are being measured based on the tuning configuration. The second part of this step does the actual benchmarking using the problems sizes defined in the configuration. The output of this is placed in **1_BenchmarkProblems**.
- Step 2 This step merely collects and copies the benchmark data and places it in 2_BenchmarkData.
- Step 3 This step performs analytics on the data and generates the logic file which is used to create the final Tensile Library. The output of this is placed in 3_LibraryLogic. There will be one yaml file for each type of the problems defined in the configuration input file, each of which contains the solution information for all sizes for said problem type. This directory will be generated only if we define LibraryLogic section in the configuration file. Refer to section 3.3.3.

Step 4 Finally, this step generates a prototype Tensile Library based on the logic file created in the previous step. The output of this is placed in **4_LibraryClient**. This directory will be generated only if we define LibraryClient in the configuration file. Refer to section 3.3.4.

The full workflow also includes post-process analysis of the results. In our current system, we use rocblas-bench (will be discussed in 4.1) which includes a reference version of the library that can be used to compare the results. That is, we make a comparison of the version of rocBLAS without the updated tuning and a new candidate version which includes the new tuning results.

The overall process includes user intervention in several areas of the tuning workflow, which includes the creation and modification of the tuning configuration for each iteration of the tuning process. The automation helps in the process by automating the initial tuning and validation part of the workflow, but it is not smart enough to update parameters sets for additional steps in the process.

3.2 Tensile Application

The tensile tuning application is executed using the following command:

Tensile takes a tuning configuration file <u>tuning_config.yaml</u> as input. This file provides all the specifications of the tuning, including the global context—such as the print level and build type (Release—Debug)—as well as the sets of parameters used to specify the problem, sizes, and definition of the kernels used for benchmarking. Tensile will produce, as a result of the tuning, a <u>Cijk_Ailk_Bljk.yaml</u> file (called the logic file, dropped in 3_LibraryLogic directory) which contains all the information needed to build the final Tensile library, which includes the kernel objects and the definitions of the mappings which map a given input to the optimized solution for that input. Next section (3.3) explains how to prepare and customize the configuration file.

3.3 The Tensile Tuning Configuration (input to Tensile)

The Tensile tuning configuration defines the context which drives the tuning for a complete or partial tuning pass. There are *4 sections* defined in this configuration which do *not* directly correspond to the directories defined in the previous section (3.1). The sections are

GlobalParameters The set of parameters that provides context for the entire tuning exercise.

BenchmarkProblems Defines the set of kernel specifications as well as the size definitions for the tuning exercise.

LibraryLogic Specifies the target environment and platform information that Tensile uses as part of the library logic. The logic files that get generated provide Tensile with the metadata used in the final Tensile library construction.

LibraryCilent If defined, this will enable step 4 of the tuning process which means the final library will be created. There are no parameters that are defined in this section, so this is just a flag that indicates that the final library is to be built. The library generator will take, as input, the logic files created in the previous step.

3.3.1 GlobalParameters

Below is an example of the global parameters section in the tuning configuration.

```
GlobalParameters:
MinimumRequiredVersion: 4.4.0
PrintLevel: 1
ForceRedoBenchmarkProblems: True
ForceRedoLibraryLogic: True
ForceRedoLibraryClient: True
CMakeBuildType: Release
EnqueuesPerSync: 1
SyncsPerBenchmark: 1
```

```
LibraryPrintDebug: False
10
     NumElementsToValidate: 0
11
      ValidationMaxToPrint: 4
12
      ValidationPrintValids: False
13
      ShortNames: False
14
      MergeFiles: True
15
     Platform: 0
16
      Device: 0
17
     KernelTime: True
      PinClocks: False
19
      SleepPercent: 0
20
      DataInitTypeBeta: 0
21
      PrintWinnersOnly: 1
22
     PrintSolutionRejectionReason: False
23
      DataInitTypeA: 1
24
      DataInitTypeB: 8
25
      DataInitTypeC: 0
26
      DataInitTypeD: 0
27
      DataInitTypeBeta: 2
28
      DataInitTypeAlpha: 2
29
      PrintTensorA: 0
30
     PrintTensorB: 0
31
      PrintTensorC: 0
32
      PrintTensorD: 0
33
```

Some important parameters to consider are the following:

CMakeBuildType Specifies the build type of the tensile client: set to either Release or Debug

PrintLevel The print level. Possible choices: 0=none, 1=standard, 2=verbose.

Device If multiple devices are installed on the machine used for tuning, this will indicate the device id used to perform the benchmarks.

NumElementsToValidate Validates the kernel output with CPU results. The higher number of elements results in a slower tuning process.

PrintSolutionRejectionReason The default is False. Not all solutions created from the parameters are valid. Setting this to True prints out the reason for rejecting the solution. SolutionStructs.py generates/rejects the solutions.

DataInitTypeA/B/C/D Defines initialization methods for the tensors. Good for debugging. See Common.py for details.

DataInitTypeBeta/Alpha Defines initialization values for alpha and beta. Good for debugging. See Common.py for details.

PrintTensorA/B/C/D Prints the tensors in the output. Default is 0. Set to 1 for debugging.

See Common.py in Tensile repo for the full list of input parameters.

3.3.2 BenchmarkProblems

```
BenchmarkProblems:

- - {Batched: true, DataType: s, OperationType: GEMM, TransposeA: false,

TransposeB: false, UseBeta: true}

- BenchmarkCommonParameters:

- LoopTail: [true]

- KernelLanguage: [Assembly]

- EdgeType: [ShiftPtr]

BenchmarkFinalParameters:

- ProblemSizes:

- Exact: [ 5504, 5504, 1, 3104 ]
```

```
- Range: [ [64, 64, 64, 7000], [4], [1], [128] ]
10
        BenchmarkForkParameters: null
        BenchmarkJoinParameters: null
12
        ForkParameters:
13
        - GlobalSplitU: [1, 4]
14
        - PrefetchGlobalRead: [true, false]
15
        - WorkGroupMapping: [1, 8, 64]
16
        - DepthU: [16, 32, 64]
17
        PrefetchLocalRead: [true, false]
        - VectorWidth: [2, 4]
19
        - GlobalReadVectorWidth: [1, 4]
20
        - FractionalLoad: [0, 1]
21
    # the thread tilings
22
        - ThreadTile:
23
          - [4, 4]
24
          - [8, 8]
25
    # the work group sepecifications
26
        - WorkGroup:
27
          - [16, 16, 1]
          - [8, 8, 4]
29
        InitialSolutionParameters: null
30
        JoinParameters: null
31
32
    # can define more than 1 problem in a problem group
33
    # start of next problem
34
      - BenchmarkCommonParameters:
35
36
37
38
    # other problem groups
39
     - {Batched: true, DataType: s, OperationType: GEMM, TransposeA: false,
40
        TransposeB: false, UseBeta: true}
41
42
43
```

This is the *most important section* of the tuning configuration; it defines specifications for the set of kernels that are being benchmarked as well as the sizes that are being targeted. Each benchmark problem has a set of parameters that define how everything gets constructed. Most of the parameters are descriptions of the kernel specifications. The main parameters to focus on for generating the benchmark kernels are BenchmarkCommonParameters and ForkParameters; they get generated in the following convention.

BenchmarkCommonParameters The benchmark common parameters define a base set of parameters used in all the kernels that are generated in the specification for the section. These would then be common parameter values for all the kernels that are generated.

ForkParameters The fork parameters generate the kernels as a Cartesian product of the parameters lists which are specified. For example, if VectorWidth = [2, 4] and DepthU = [16, 32], the kernels that get generated would be drawn from all combinations of the corresponding value lists. Hence, the combinations { {VectorWidth=2, DepthU=16}, {VectorWidth=4, DepthU=32} } would get generated as part of the respective kernels specifications, and they would be targeted for benchmarking provided they define valid kernels.

BenchmarkFinalParameters The problem sizes get defined in BenchmarkFinalParameters as shown in the example provided. There are two types of size specifications: one is the Exact, which specifics a single size, and the other is Range, which generates a set of sizes based on the range logic.

Note the overall structure of this section of the configuration:

```
Benchmark Problem Groups (List of problem groups):

- Problem Group (List of problem groups items)

- Problem (problem group items)

- Problem Type (first item)

- Problem One Spec (second item (parameter map))

- Problem Two Spec (third item (parameter map))

- Problem Three Spec (fourth item (parameter map))
```

BenchmarkForkParameters, JoinParameters, BenchmarkJoinParameters are obsolete items in this section.

3.3.3 Library Logic

The Library Logic is a collection of one or more yaml files containing benchmarking output results (usually one per gfx architecture, per benchmark problem) created by Tensile and is the final product of the benchmarking and tuning process (dropped in 3_LibraryLogic). It consists of a list of solutions, a list of problem sizes, and mappings from each problem size to the fastest solution. If we skip this section in the configuration file, the library logic file (and 3_LibraryLogic directory) will not be generated.

This section of the tuning configuration specifies the target platform and architecture of the particular tuning exercise being conducted. An example of what gets defined in this section is:

```
LibraryLogic:
ArchitectureName: gfx906
DeviceNames: [Device 66a0, Device 66a1, Device 66a7]
ScheduleName: vega20
```

This describes the target platform for which the final library is targeted and will generate a corresponding logic file for this specific platform and device specification.

There are three main parts to this and they are mostly self-describing. The ArchitectureName specifies the graphics architecture and the number "906" is the instruction set "ISA" id. The schedule is the GPU codename. The Device list is the specific device ids. Other example target platform specifications and devices are listed in Appendix D.

Generated Logic File Example:

Notice that the top of this logic file contains the same information as described in the LibraryLogic section of the configuration file. The content of this file will be discussed in section 3.5.2

```
# specifications of library
# defined in GlobalParameters section of the tuning configuration
- {MinimumRequiredVersion: 4.22.0}
# defined in the LibraryLogic section of the tuning configuration
- vega20
- gfx906
- [Device 66a0, Device 66a1, Device 66a7]
```

3.3.4 LibraryClient

The LibraryClient section is optional. Including it in the tuning config will build the Tensile library from the library logic files after tuning finishes and then runs the fastest solution for each tuned size.

```
#LibraryLogic:
```

3.4 Tuning Configuration Construction

There are two main components to focus on during the construction of the tuning configuration: the problem type and the list of problem specifications. The problem type, shown below, is fairly straightforward.

The list of problem specifications is the heart of the tuning configuration. Tensile has the ability to define a multi-step tuning process that includes a complex set of search specifications, but in practice does not generally result in better performance than the process we outline here.

```
BenchmarkCommonParameters:
BenchmarkFinalParameters:
BenchmarkForkParameters: null # not used
BenchmarkJoinParameters: null # not used
ForkParameters:
InitialSolutionParameters: null # not used
JoinParameters: null # not used
# not used
```

The **BenchmarkCommonParameters** and **ForkParameters** define the space of kernels used for benchmarking. The benchmark common parameters define the common parameters that—unless overridden by the forked parameters—are defined for all the kernels that get generated for the benchmarking. As described in the **forked parameters** section, the fork parameters define a Cartesian product of tuning parameter created from all the combinations of parameters in the parameter lists. Here we will focus on the most common parameters that are used during most tuning exercises.

ThreadTile = [tt0, tt1] and WorkGroup = [wg0, wg1, localSplitU] define the thread tile parameter which defines the dimensions of the C matrix that each thread works on. Together they form the macro tiling MacroTile = [tt0*wg0, tt1*wg1, mt2]. The GlobalSplitU parameter defines how Tensile splits the unroll summation into multiple sections. Other possible considerations for starting the tuning are DepthU, VectorWidth and GlobalReadVectorWidth. The global read vector width Controls desired width (number of elements) for loads from global memory LDS (possable values are [-1, 1, 2, 3, 4, 6, 8]). The vector width controls the contiguous elements from the C matrix. The depth U parameter is closely related to the local split U parameter and the combination of the two defines how the loop of the summation dimension is unrolled.

Considering the full set of parameters involved, it is not practical to build every set of kernels as part of any investigation; this would exhaust compute resources. The target number of kernels we consider optimal for investigation is between 10,000 and 20,000. The tuning workflow may take many iterations of the tuning to reach optimal performance. Each iteration will perform a complete run of the Tensile tuning and evaluation of the results. If some of the problem sizes under investigation do not result in optimal performance then, for the sizes that fail, modifications of the tuning specifications are made to search for alternative solutions in the kernel space. The tuning is then rerun using the updated parameter set. This type of iteration is continued until the desired optimization is reached.

3.5 Tuning Artifacts

The final result of Tensile tuning will generate some data artifacts which are important to know about.

3.5.1 Build Artifacts

The first stage of the tuning creates a benchmark library. This is found in the directory:

```
$ ls /build_test/1_BenchmarkProblems/Cijk_A??k_B??k_??_??/??_Final
# sourcs contains the library components
$ build source
$ ls /build_test/1_BenchmarkProblems/Cijk_A??k_B??k_??_??/??_Final/source
# library contains the final tensile library and code objects
# build tmp contains the kernals
$ build_tmp library
$ ls /build_test/1_BenchmarkProblems/Cijk_A??k_B??k_??_??/??_Final/source/build_tmp/
   SOURCETMP/assembly
$ Cijk_Ailk_Bljk_SB_MT64x64x16_SE_GSU4_K1_TT8_8_WG8_8_4.co
$ Cijk_Ailk_Bljk_SB_MT128x128x16_SE_GSU1_K1_TT8_8_WG16_16_1.o
$ Cijk_Ailk_Bljk_SB_MT64x64x16_SE_GSU1_K1_TT4_4_WG16_16_1.co
$ Cijk_Ailk_Bljk_SB_MT64x64x16_SE_GSU1_K1_TT8_8_WG8_8_4.s
$ Cijk_Ailk_Bljk_SB_MT64x64x16_SE_GSU4_K1_TT8_8_WG8_8_4.0
$ Cijk Ailk Bljk SB MT128x128x16 SE GSU1 K1 TT8 8 WG16 16 1.s
$ Cijk_Ailk_Bljk_SB_MT64x64x16_SE_GSU1_K1_TT4_4_WG16_16_1.o
$ Cijk_Ailk_Bljk_SB_MT64x64x16_SE_GSU4_K1_TT4_4_WG16_16_1.co
$ Cijk_Ailk_Bljk_SB_MT64x64x16_SE_GSU4_K1_TT8_8_WG8_8_4.s
$ ls /build test/1 BenchmarkProblems/Cijk A??k B??k ?? ??/?? Final/source/library
$ Kernels.so-000-gfx1010.hsaco Kernels.so-000-gfx1011.hsaco Kernels.so-000-gfx803.
   hsaco Kernels.so-000-qfx900.hsaco Kernels.so-000-qfx906.hsaco Kernels.so-000-
   qfx908.hsaco TensileLibrary_qfx906.co TensileLibrary.yaml
```

Here, the question marks indicate that there may be more than one subdirectory created for each level, due to the fact that a configuration can specify more than one problem type or problem groupings. The naming convention corresponding to Cijk_A??k_B??k_??_?? is a result of the problem type. The letters C, A and B are a reference to the matrix multiplication $C = A \times B$; in this context, the letters convey the summation index = l, batch index = k and the fixed indices = i, j. Hence,

```
Cijk_Ailk_Bljk \Longrightarrow C = A * B

Cijk_Ailk_Bjlk \Longrightarrow C = A * B^T

Cijk_Alik_Bljk \Longrightarrow C = A^T * B

Cijk_Alik_Bjlk \Longrightarrow C = A^T * B^T
```

The names for the problem types are effectively the Einstein summation convention for tensor contraction. This convention is that, in a summation over symbols that appear twice, the summation is simplified by making the summation symbol implicit.

$$C_{ijk} = \sum_{l=1}^{N} A_{ilk} B_{ljk} = A_{ilk} B_{ljk}$$
 (Einstein: the sum is over the index l)

The other part of the name corresponds to the datatype. Additionally, if there is more than one problem in the problem group defined in the configuration, there will be a sequence number attached. Hence, Cijk_Ailk_Bljk_SB_00 means that the problem is the first problem in the problem group and is for datatype single. The directory under this could possibly contain more than one subdirectory which corresponds to the sub-steps in the configuration for the specific problem; however, in practice, we recommend following the conventions specified above which will only produce one subdirectory for one tuning step. The **00_Final** directory contains the resulting library which is used by Tensile to perform the actual benchmarks.

The files in the **source/library** directory include the compiled shared library and the serialized master library. The code objects are identified by the extensions .co/.hsaco. The only difference between them is that the .co libraries contain the ASM (assembly) kernels and the .hsaco libraries contain SOURCE kernels. The gfx??? part of the name identifies the architecture for which the objects were compiled for.

The full kernel naming conventions is outlined in Appendix C.

3.5.2 The Tensile Logic File

The result of tuning is the Tensile library logic file(s) in build*/3_LibraryLogic. These files are used to generate the final Tensile library using the TensileCreateLibrary application. This is a separate application (still in the Tensile repo) that takes the library logic files generated by Tensile as input. This application will be discussed further in section 5. Here is a sample logic file:

```
# specifications of library
    # defined in GlobalParameters section of the tuning configuration
    - {MinimumRequiredVersion: 4.22.0}
    # defined in the LibraryLogic section of the tuning configuration
   - vega20
   - afx906
    - [Device 66a0, Device 66a1, Device 66a7]
    - AllowNoFreeDims: false
     AssignedDerivedParameters: true
     Batched: true
10
      ComplexConjugateA: false
11
      ComplexConjugateB: false
12
      ComputeDataType: 0
13
      ConvolutionConfig: []
14
     DataType: 0
15
     DestDataType: 0
      HighPrecisionAccumulate: false
17
      Index0: 0
      Index01A: 0
19
20
21
    . . .
22
    # first kernel
23
     - 1LDSBuffer: 0
24
        AggressivePerfMode: 1
25
        AssertFreeOElementMultiple: 1
26
        AssertFree1ElementMultiple: 1
27
        AssertMinApproxSize: 3
28
29
30
        ProblemType:
31
          AllowNoFreeDims: false
32
          AssignedDerivedParameters: true
33
34
    . . .
36
        ThreadTile: [4, 4]
37
        WorkGroup: [16, 16, 1]
38
40
41
    # start of the next kernel
42
      - 1LDSBuffer: 0
43
44
45
   # start of the size mappings
46
   -[2, 3, 0, 1]
47
    # size mapping
48
    \# size [m, n, batch, k, strides, ...]
49
   - - - [64, 4, 1, 128, 64, 64, 64, 128]
50
    # mapping of size to kernel 0
51
        - [0, 3.0]
52
```

```
-- [128, 4, 1, 128, 128, 128, 128]
-- [0, 6.0]
-- [256, 4, 1, 128, 256, 256, 128]
-- [1, 13.0]
-- [1, 13.0]
-- [1]
-- [128, 4, 1, 128, 128, 128, 128]
-- [256, 4, 1, 128, 256, 256, 128]
-- [1, 13.0]
```

This example only highlights what the logic file looks like. It is not practical, at this point, to go over all the parameters in a complete file. There are, however, two parts worth noting at the moment: near the beginning of the file is the library specifications that was defined in the LibraryLogic section of the tuning configuration; near the end of the file are the mappings.

The mappings in the logic file are specified in pairs; the first array specifies the size and the second specifics what kernel that size is mapped to. The size part is parameterized as follows (in terms of BLAS parameters):

```
-- [m, n, batch size, k, ldc, ldd, lda, ldb].
```

The second array gives the index of the kernel this size is mapped to as the first parameter and the measured efficiency of the selected kernel as the second:

```
- [kernel index, measured efficiency].
```

Note that as of now, rocBLAS does not store the ld (leading dimension) information in the final library, even if we define them in the configure file.

Naming convention:

Tensile generates one library logic file for each problem type. They are named as follows:

```
\langle architecture\_name \rangle \_ \langle Contraction\_Type \rangle \_ \langle Data\_Type \rangle
```

 $\langle architecture_name \rangle$ refers to the GPU architecture, for example for Vega 20, the architecture name is vega20. $\langle Contraction_Type \rangle$ refers to the Einstein tensor convention as discussed in section 3.5.1. $\langle Data_Type \rangle$ is based on the ProblemType in the configuration file. For example, SB refers to a Batched Single precision DataType. HSS_BH means Half-precision for DataType (A/B), Single-precision for DestDataType (C/D), and Single-precision for ComputeDataType. Notice also that the exact same naming convention will be used in the rocBLAS library.

4 Integrating new libraries in rocBLAS

Once we have library logic files for new sizes, we need to merge and update rocBLAS libraries. This is a two-fold process:

- First, we need to confirm that the new logic file is generating the correct results and the performance of the new library is more than the old library. We use rocblas-bench tool for this part. See the next section.
- Merging the new logic file into rocBLAS using the merge tool (merge.py in Tensile). See section 4.2.

4.1 rocblas-bench tool

rocblas-bench is a tool used to perform benchmarks on the problem sizes which are being measured and to verify the correctness of the new libraries. While it is designed to measure the performance of the full set of rocBLAS library functions, our interest is in the level 3 gemm functions which—in rocBLAS— are called into the Tensile library.

The git repository for rocBLAS is found at https://github.com/ROCmSoftwarePlatform/rocBLAS. Either the develop or master branch version may be used for testing.

```
$ git clone -b master|develop https://github.com/ROCmSoftwarePlatform/rocBLAS.git
```

One method to use rocblas-bench is to install it locally. The library can be installed using the included installation script (the installation may last quite some time.):

```
$ cd rocBLAS
$ ./install.sh -h
$ ./install.sh -d -c -a <architecture> --cmake_install
```

where the c option builds the client applications, which includes rocBLAS-bench, the d option builds and installs the dependencies (only needed to be included once on each system that rocBLAS is being built), and the a option specifies the GPU architecture e.g. gfx906:xnack-, gfx908:xnack-. Without this flag, rocBLAS installs for all architectures, and installation lasts even longer. The cmake flag allows the rocBLAS to install cmake if it is older than required.

Executing the test for a single problem size is done using familiar blas parameters:

```
rocBLAS$ cd build/release/client/staging
rocBLAS/build/release/client/staging$ ./rocblas-bench -h
rocBLAS/build/release/client/staging$ ./rocblas-bench -f gemm -r f32_r --transposeA
   N --transposeB T -m 1001 -n 1536 -k 64 --alpha 1.0 --lda 1001 --ldb 1536 --beta
   0.0 --ldc 1001 -i 10
rocBLAS/build/release/client/staging$ ./rocblas-bench -f gemm_ex --transposeA N --
        transposeB T -m 1024 -n 1024-k 1024 --a_type h --lda 2048 --b_type h --ldb 2048
   --beta 1 --c_type s --ldc 2048 --d_type s --ldd 2048 --compute_type s -v 1 --
   iters 10 --cold iters 2
```

Here, the i/iters option is the number of iterations of the gemm call. See the help output for other flags. Because there is a latency in loading the Tensile library to which rocBLAS links, for testing, it is recommended to use rocblas-bench with the batch call. The batch call takes a yaml file with a list of problem sizes. An example yaml file contents is shown below (problem-size.yaml).

```
- { rocblas_function: "rocblas_sgemm", transA: 'N', transB: 'N', M: 1024, N: 1264,
→ K: 345, lda: 1024, ldb: 345, ldc: 1024, cold_iters: 2, iters: 10 }
- { rocblas_function: "rocblas_sgemm", transA: 'N', transB: 'N', M: 1025, N: 1064,
  K: 148, lda: 1025, ldb: 148, ldc: 1025, cold iters: 2, iters: 10 }
- { rocblas_function: "rocblas_gemm_ex", transA: "N", transB: "T", a_type: f16_r,
   b_type: f16_r, c_type: f32_r, d_type: f32_r, compute_type: f32_r, M:
                                                8192, ldc:
   N:
          4096, K:
                     1024, lda:
                                   8192, ldb:
                                                             8192,
                                                                           8192,
   cold_iters: 2, iters: 10, beta: 1 }
- {rocblas_function: rocblas_gemm_ex, transA: N, transB: T, a_type: f16_r, b_type:
   f16_r, c_type: f32_r, d_type: f32_r, compute_type: f32_r, M: 1024, N: 1024, K:
   1024, lda: 8192, ldb: 8192, ldc: 8192, ldd: 8192, alpha: 1, beta: 1, iters: 1,
   cold_iters: 0, norm_check: 1}
```

This can be executed in rocblas-bench as follows:

```
./rocblas-bench --yaml problem-sizes.yaml
```

The Tensile components (logic files) which rocBLAS uses as the default library are located in the rocBLAS repo under rocBLAS/library/src/blas3/Tensile/Logic. The various sub directories contain the logic files used to build the Tensile library. The most important one is asm_full, which contains the logic used to build the default version of the Tensile library which gets installed with rocBLAS. These directories contain the logic files which are the final output of the tuning as described above. You can examine the content of this directory to see the scope of the full Tensile library product.

4.2 Merging Results into rocBLAS

The process for tuning is done incrementally. We do not perform the tuning on the full set of sizes for each exercise, but rather in stages as the need arises, such as when there is a particular size that is of interest. This means that the final product contains the sizes and kernels from many separate tuning exercises. Therefore, the results of each tuning exercise must be merged. To do so, there is a utility that merges the results of the logic contained in separate files. This script is located in the Tensile repo under Tensile/Tensile/Utilities.

The merge script takes an input path that contains the previous logic and an incremental directory containing the new logic which is being merged into the previous results—this is the newly tuned logic in build*/3_LibraryLogic. The output path, then, contains the merged results. If you do not want to update the sizes with the lower performance from the new library use --force_merge False flag. We stage everything by merging the results into the asm_full path:

```
ROCBLAS_TENSILE_LOGIC=rocBLAS/library/src/blas3/Tensile/Logic
TENSILE_UTILITIES=Tensile/Tensile/Utilities

# merged the new results into the asm_full
python3 ${TENSILE_UTILITIES}/merge.py ${ROCBLAS_TENSILE_LOGIC}/asm_full newLogicPath
    mergedPath

%# update the ci (continuous integration) path with the update massaged results
%cp mergedPath/* ${ROCBLAS_TENSILE_LOGIC}/asm_ci

# update the full path with the updated results
cp mergedPath/* ${ROCBLAS_TENSILE_LOGIC}/asm_full
```

Once the new results are merged into the rocBLAS logic path, you can rebuild a version of rocBLAS that contains the new logic.

```
./install.sh -c (-d) -a <architecture> # the -d option installs the dependencies, - c build the client apps
```

5 The Tensile Library

The main purpose of Tensile is to generate and organize libraries of kernels to run on AMD GPU architectures. The kernels themselves are basic operation building blocks that form the foundation for solving more complex problems and are common to many different applications. For example, kernels that implement the Generalized Matrix-Matrix Multiplication (GEMM) could ultimately end up being used in more complex machine learning or image processing techniques. The final kernel libraries and master solution library can be loaded by a client using the Tensile API. This API maps user-defined problems to specific kernels that are optimally suited to solve the problem.

TensileCreateLibrary contains components that are suitable for processing solution metadata to generate kernel sources, assemble/compile them, and link them into code object libraries. It is also suitable for combining and managing solution meta-data and their problem mappings. TensileCreateLibrary is mainly used to aggregate a given set of solutions into a master solution library and to generate and bundle associated kernels into code object libraries. The outputs are specifically the master solution library (TensileLibrary.dat) and the code object libraries (.co/.hsaco).

5.1 Master Solution Library

With an aggregate of solutions and their kernels, we need a method for selecting solutions and executing kernels at run time. To see how this works, we need to know a little bit more about the structure of the Master Solution Library. It is inefficient to check *every* solution for the suitability, so instead, they are organized in a hierarchical structure to drastically reduce search time. This process is subject to change, but as of the time of writing, it fits the structure below.

5.2 Library Hierarchy

Libraries are used to implement hierarchical searches. At each level of the hierarchy, the predicates must be asserted before moving to the next level.

Hardware Layer This top level of the hierarchy requires the fewest comparisons as there is a limited amount of supported hardware available. At run time, we can only run kernels built for the hardware installed on the host machine. These are classified by 'gfx' architecture values. See here for supported architectures.

Problem Map The problem map layer uses coarse problem operation classifications. This includes ops like GEMM TT or GEMM TN, which are coded similar to the following: Contraction_l_Alik_Bjlk_Cijk_Dijk. There are a few more comparisons at this level.

Problem The problem library layer is more targeted around specific problem properties. This includes input types or other properties like high precision accumulate. For example, each GEMM kernel can only target specific input and output types and memory mappings; otherwise, it would need to change its implementation drastically.

Size and Speed Finally, problem sizes are matched based on minimum Euclidean distance. Benchmarking is not done for every size possible, so we must match problems to the closest size. Solutions must also pass a final predicate that compares finer details of the problem description (example: CDStridesEqual: true AND KernelLanguageCompatible=ASM, ...). If the predicate fails, then it is not included in the final selection.

At this point, we may have a small pool of kernels that can correctly solve the problem and have performance data for solving a problem of a similar size. Based on what we know of the benchmarking, the kernel with the highest speed is selected to ultimately solve the problem.

IRL Shown below is a real example of a TensileLibrary.yaml file:

```
library:
2
     rows:
      library:
         map:
            Contraction_l_Alik_Bjlk_Cijk_Dijk:
                                                             <-- Problem Operation
              rows:
              - library:
                  distance: Euclidean
                                                             <-- Distance measure by
       Euclidean method
                  properties:
10
                  - {index: 0, type: FreeSizeA}
                                                             <-- Size properties used to
11
       measure distance
                  - {index: 0, type: FreeSizeB}
                  - {index: 0, type: BoundSize}
13
                  table:
                  - key: [1, 1, 1]
                                                             <-- Benchmarked size
                    speed: 0.00013586956220247663
                                                             <-- Benchmarked speed
                    value: {index: 53, type: Single}
                                                             <-- Solution is index 53!
17
18
                  ... thousands more benchmark key-pairs
20
                                                             <-- Matching table ^^^
                  type: Matching
21
                predicate:
22
                  type: And
                  value:
24
                  - type: TypesEqual
                    value: [Half, Half, Float, Float]
                  - {type: HighPrecisionAccumulate, value: true}
              type: Problem
                                                             <-- Problem Layer
28
         property: {type: OperationIdentifier}
                                                             <-- Problem Map Layer
         type: ProblemMap
30
       predicate:
31
         type: AMDGPU
                                                             <-- Hardware Layer
32
```

```
value: {type: Processor, value: qfx900}
33
    type: Hardware
   solutions:
                                                            <-- Begins the master
35

→ solution list vvv

   - debugKernel: false
36
     hardwarePredicate: {type: TruePred}
37
     ideals: {}
38
     index: 0
                                                            <-- Solution Index
     info: {1LDSBuffer: '0', AggressivePerfMode: '1', ... lots more
41
     name: Cijk_Alik_Bjlk_HSBH_MT16x16x8_SE_AF0EM2_AMAS3_ASEM2_EPS1_GRVW2_ISA900_K1_
42
      KLA_LRVW2_PGR1_PLR1_TT2_2_VW2_WG8_8_1_WGM1
     problemPredicate:
                                                                <-- Predicate: types must
      match + HPA + others
       type: And
     value:
     - {index: -1, type: BoundSizeMultiple, value: 2}
     - {index: 0, type: FreeSizeAMultiple, value: 2}
47
     - {type: OperationIdentifierEqual, value: Contraction_l_Alik_Bjlk_Cijk_Dijk}
     - type: TypesEqual
49
     value: [Half, Half, Float, Float]
     - {type: HighPrecisionAccumulate, value: true}
51
52
   problemType: {aType: Half, bType: Half, cType: Float, dType: Float,
    → highPrecisionAccumulate: true, <-- Problem that kernel can solve
     operationIdentifier: Contraction_l_Alik_Bjlk_Cijk_Dijk, useBeta: true,

→ useInitialStridesAB: false,

     useInitialStridesCD: false}
   sizeMapping:
                                                               <-- Begin kernel
56
    → properties meta-data
     depthU: 8
57
     globalAccumulation: false
     globalSplitU: 1
     macroTile: [16, 16, 1]
   ... Many more properties
63
   - debugKernel: false
                                                                 <-- Next solution, and
    ⇒ so on.
     hardwarePredicate: {type: TruePred}
     ideals: {}
     index: 1
67
69
70
   ... Many more, hundreds of solutions
71
72
73
   ...EOF
```

Due to the yaml indenting and structure, it is a bit difficult to understand the hierarchy just from looking at the file itself; this is why the real example wasn't covered until now. This file is, however, parsed and organized in memory to implement the hierarchy structure previously discussed.

5.3 Code Object Libraries

Kernels are compiled into shared object libraries. These are identified by their file extensions .co/.hsaco. The only difference between them is that .co libs are ASM kernels and .hsaco libs are SOURCE kernels: same ABI, same format.

ASM Kernels Solutions that have the KernelLanguage: Assembly property use the KernelWriterAssembly object to generate the actual kernel code. This object has the complicated task of translating all of the solution properties, or meta-data, into a sequence of code modules that are eventually rendered into a string of targeted asm code and saved to file as assembly. The ISA property determines the target graphics architecture of the assembly which is important for the object to choose the correct assembly instruction set. For example, the KernelWriterAssembly may dynamically test the assembler for v_mfma instructions for ISA (9,0,6) and will find alternatives if unsupported.

ASM kernels are assembled into .o object files and finally linked into .co files. The file names are obtained from the Solution's Name property.

Source Kernels Solutions that have the KernelLanguage: Source property uses the KernelWriterSource object to generate the actual kernel code. This object has a similarly complicated task of translating all of the solution properties, or meta-data, into a sequence of code modules that are eventually rendered into a string of C++ code and saved to file as .h and .cpp sources. The ISA property for source kernels is (0,0,0) which means that source kernels are compiled for all architecture targets.

Source kernels are compiled and assembled into .o files and extracted into .hsaco code modules per architecture. The file names are obtained from the Solution's Name property and decorated with the architecture target.

Final Code Object Libraries Depending on TensileCreateLibrary state for 'MergeFiles', the code object libraries may be linked together into monolithic libraries for each architecture. This only affects the number of library files in the final result of TensileCreateLibrary. Again, the .co and .hsaco files have basically the same format; however, the extensions allow distinguishing between ASM and SOURCE kernels.

5.4 Using the Tensile Library For Testing

The Tensile library's independence from rocBLAS enables us to build and use the libraries as part of a separate workflow. This avoids much of the long wait times related to the rocBLAS build. The rocblas-bench application can reference a library by setting the environment variable ROCBLAS_TENSILE_LIBPATH. When this variable is set to a specific version of the Tensile library, rocBLAS will load that version at runtime; otherwise, the prebuilt version of the library will be loaded. This means that only one version of rocBLAS needs to be built for testing when comparing the results of a new version of the Tensile library with a reference version. When using this method of referencing a library, it is important that the same version of TensileCreateLibrary from the rocBLAS build is used to create the library; otherwise, there could be conflicts.

It is important to note here that the rocBLAS project and the Tensile project are independent, so consideration must be given to synchronizing the two projects when building the Tensile library as an independent entity. The logic file that gets generated as a result of Tensile tuning is backward compatible in the sense that they only contain metadata and kernel parameters and not actual code objects. When using Tensile independently of rocBLAS, the two versions of Tensile may not be in sync. TensileCreateLibrary is the utility that generates the code objects and library components which rely on the Tensile client code, and hence, it is important that the generated library is the same one that is used in rocBLAS.

There are two options for ensuring that the version of the library that gets generated uses the same version TensileCreateLibrary as the one used in the rocBLAS build.

Explicit Reference to Tensile During Build By default rocBLAS, is linked to a specific version (or git commit) of Tensile. You can override the default reference and import a local version of Tensile into rocBLAS during the build using the -t option of <u>install.sh</u> when building rocBLAS. In this case, build rocBLAS using

```
./install.sh -c -t /path/to/repo/Tensile
```

This will ensure that the version of Tensile rocBLAS uses is the one referenced to during the build (/path/to/repo/Tensile in the example).

Explicit Reference to TensileCreateLibrary The version of TensileCreateLibrary that was imported during the rocBLAS build can be referenced. The is found in the following path:

/repo/rocBLAS/build/release/Tensile/Tensile/bin/TensileCreateLibrary.

5.4.1 Example Usage

Once the library is generated, it can be used in rocBLAS by setting the environment variable ROCBLAS_TENSILE_LIBPATH. Execute rocblas-bench as follows:

ROCBLAS_TENSILE_LIBPATH=path/to/drop/new/tensile/library ./rocblas-bench --yaml problem sizes.yaml

5.4.2 The TensileCreateLibrary Command

The TensileCreateLibrary application takes, as input, a path containing the Tensile logic files and generates a Tensile library. The generated library contains the library artifacts and code objects that contain the kernels as well as the selection logic—that is, the logic for selecting the kernel to be executed. An example execution of the create library application is shown below.

```
Tensile/bin/TensileCreateLibrary <Options...> <LogicPath> <OutputPath> <</pre>
   RuntimeLanguage>
[-h] Display usage help
[--cxx-compiler {hipcc}] Compiler override (default hipcc).
[--code-object-version {default, V4, V5}] Code object version override.
[--architecture {all,gfx000,gfx803,gfx900,gfx906,gfx908}] Architecture override
    (default all).
[--merge-files] / [--no-merge-files] If merge, all kernels are merged to one code
    object file per architecture (default on).
[--short-file-names] / [--no-short-file-names] Windows only option for shortening
    output files names. Currently disabled.
[--library-print-debug] / [--no-library-print-debug] Solutions will print enqueue
    info when enqueueing a kernel (default off)
[--no-enumerate] Disable enumeration of host graphics architecture.
[--package-library]
[--embed-library EMBEDLIBRARY] Embed (new) library files into static variables.
    Specify the name of the library.
[--embed-library-key EMBEDLIBRARYKEY] Prefix embedded symbols with EMBEDLIBRARYKEY.
[--version VERSION] Embed version into library files.
[--generate-manifest-and-exit] In the output directory, create a manifest file of
    expected outputs only.
[--library-format {yaml, msgpack}] Choose format of output library (default msgpack).
    Respective file extensions {.yaml,.dat}
LogicPath Path to LibraryLogic yaml files.
```

```
OutputPath Output directory.
```

```
{OCL, HIP, HSA} Chosen runtime language.
```

To run TensileCreateLibrary use the following command. The input to this script is the library logic generated by Tensile.

```
/path/to/tensile-rep/Tensile/bin/TensileCreateLibrary --merge-files --no-short-file-
names --no-library-print-debug --code-object-version=default --cxx-compiler=
hipcc --library-format=msgpack path/to/new/logic path/to/drop/new/tensile HIP
```

6 Tuning Automation

Tensile provides a set of automation scripts in Tensile/tuning/automation for simplifying the tuning process. Starting with a set of logs that contain information about the problems sizes, the automation tools will generate the tuning configurations and then start a first pass at tuning based on the generated configuration. In the current version of automation, the configuration generator is not very smart and only provides a simple classification based on size categories. Hence, the full tuning is unlikely to produce the optimal performance for all sizes under consideration and further tuning iterations will be necessary. Despite this limitation, it does set up a framework and a quick tuning pass as part of the tuning workflow, so it is a good place to start a tuning exercise.

6.1 Automation Workflow




Figure 2: Tensile automation workflow

6.2 rocBLAS Logging Information

rocBLAS logging provides information about the rocBLAS functions which get called during an application as well as the size information of the calls. This logging is enabled by setting the ROCBLAS_LAYER environment variable. The two settings that get used as input into the tuning automation are ROCBLAS_LAYER=2 and ROCBLAS_LAYER=4; these each produce output about the rocBLAS calls in different formats.

```
# generates output in the form of
rocblas-bench -f gemm -r s --transposeA N --transposeB N -m 1024 -n 1024 -k 1024 --
  beta 0.0 --alpha 1.0 --lda 1024 --ldb 1024 --ldc 1024

ROCBLAS_LAYER=4

# generates output in the form of
- { rocblas_function: rocblas_sgemm, transA: N, transB: N, M: 1024, N: 1024, K:
  1024, lda: 1024, ldb: 1024, ldc: 1024}
```

In either case, the automation tools are able to parse out the relevant information about the sizes and use it to generate the tuning artifacts which drive the automation.

6.3 Tuning Automation Scripts

The typical tuning exercise starts with a particular application which links to the rocBLAS library and calls gemm. The application is run with logging enabled by setting the ROCBLAS_LAYER environment variable. The output of the log is used as input to the tuning automation.

All of the tuning scripts described below take a working directory as their first argument. For a given tuning exercise, this should be the same directory for each script as subsequent scripts require the outputs of previous ones.

6.3.1 The provision_tuning.sh Script

The first step of the tuning is set up using the <u>provision_tuning.sh</u> script. This script generates a set of configurations and other artifacts used during tuning, as well as provisions a copy of the Tensile development repo if a local version of Tensile is not specified. An example call is

```
./tuning/scripts/provision_tuning.sh tensile_tuning logs/inception-rocblas-configs_unique.log tf_inception.yaml vega20
```

All possible arguments for the script are as follows:

```
Usage: ./provision_tuning.sh WORKING_PATH LOG_PATH OUTPUT_SUFFIX.yaml LIBRARY [
   options]
 where LIBRARY = {arcturus | vega20 | vega10 | mi25 | r9nano | hip}
Options:
-h | --help
                             Display this help message
-n | --network NAME
                            Neural network name. If this is set, LOG_PATH should
  be a directory. Will only tune log files with this string in the file name
-p | --tensile-path PATH Path to existing Tensile (will not provision new copy)
Options for provisioning Tensile:
-f | --tensile-fork USERNAME Tensile fork to use
-b | --branch BRANCH
                     Tensile branch to use
-c | --commit COMMIT_ID
                           Tensile commit to use
-t | --tag GITHUB_TAG
                            Tensile tag to use
-i | --id ID
                            ID to append to Tensile directory name
Options for config generation:
-t | --tile-aware
                            Use tile-aware method. (limited support)
-m | --mfma
                             Use MFMA kernels
-r | --rk
                            Use replacement kernels (sgemm only)
-s | --disable-strides Disable leading dimensions and strides in tuning file
--initialization {rand_int | trig_float | hpl} (=rand_int) Data initialization for
   matrices
--problem-definition {gemm | batch | both} (=both)
                                                         Which problem types to
--client {new | old | both} (=new)
                                                          Which Tensile runtime
   client to use
```

After this script is run, the following artifacts are generated and available in the tensile_tuning directory, which is created as a result of the script.

- The **configs** directory contains the benchmark configuration/input yaml files used by Tensile
- The make directory contains scripts for running the generated configs with Tensile
- The scripts directory has rocblas-bench scripts and rocblas-bench yaml files. Currently only the yaml files are used
- The **scripts2** directory has rocblas-bench scripts and rocblas-bench yaml files with the ROCBLAS_TENSILE_LIB_CLIENT environment variable set for the tuned Tensile library. Currently unused
- The sizes directory has a csv file that shows the parsed log file parameters in a comma-separated format
- If a local version of Tensile is not provided, the **tensile/Tensile** directory containes the provisioned copy of Tensile.

6.3.2 The provision_verification.sh Script

The <u>provision_verification.sh</u> prepares the library files for generating the tuned Tensile library for use with rocBLAS and builds said Tensile library. It also provisions and builds a copy of rocBLAS if a local version is not specified. An example call is

./tuning/scripts/provision_verification.sh tensile_tuning tensile_tuning/tensile/ Tensile vega20

All possible arguments for the script are as follows:

```
Usage: ./provision_verification.sh WORKING_PATH TENSILE_PATH LIBRARY [options]
 where LIBRARY = {arcturus | vega20 | vega10 | mi25 | r9nano | hip}
Options:
-h | --help
                             Display this help message
-p | --rocblas-path PATH Path to existing rocBLAS (will not provision new copy)
-f | --rocblas-fork USERNAME rocBLAS fork to use
-b | --branch BRANCH
                        rocBLAS branch to use
                            rocBLAS commit to use
-c | --commit COMMIT_ID
-t | --tag GITHUP_TAG
                            rocBLAS tag to use
-i | --id ID
                            ID to append to rocBLAS directory name
-s | --sclk
                            Frequency of sclk in MHz
-n | --no-merge
                             Skip merge step
                             Skip massage step
--no-massage
                             Directory for logs
--log-dir
--redo
                             Force logic preparation, merge, massage, and library
   build steps to be redone
```

After running the script, the **logs** directory will contain the logs for the merge, massage, and rocBLAS build steps. The **library** directory will have the exact, massage, and merge library logic files available:

- exact contains the library file(s) available in 3_LibraryLogic after running Tensile using the config file(s)
- merge has the exact file(s) merged with the file(s) that are already in rocBLAS
- massage adds the special Ldc/Ldd kernels to the merged files (only if using gfx900/906 and hpa hgemm sizes are not used)

If a local version of rocBLAS is not provided, the **rocblas/rocBLAS** directory contains the provisioned (and built) copy of rocBLAS. Note that this script should be run with --no-massage if tuning for arcturus or if tuning any hpa-hgemm sizes.

6.3.3 The run_validation.sh Script

The <u>run_validation.sh</u> script benchmarks the problems for both the reference and tuned versions of the Tensile library. An example call is

```
./tuning/scripts/run_validation.sh tensile_tuning tensile_tuning/rocBLAS/
```

After running the script, the **benchmarks** directory will contain the benchmark results for the reference and tuned versions of the library in the respective subdirectories.

6.3.4 The analyze_results.sh Script

Finally, after the results are benchmarked using the reference and tuned versions of Tensile, they may be analyzed using the analyze_results.sh script. An example call is

```
./tuning/scripts/analyze_results.sh tensile_tuning inception-rocblas-configs_unique. log vega20 -s 2 -f 1301
```

All possible arguments for the script are as follows:

After running this script, the **analysis** directory will contain analysis of the reference and tuned benchmark results along with a comparison of the two—all in respective subdirectories.

6.3.5 Automation Usage Example

6.3.6 The master_tuning_script.sh Script

Each of the previous scripts can be run independently, separating out each of the steps in one pass of the tuning workflow. The <u>master_tuning_script.sh</u> script combines the complete workflow without intervention. It takes the same rocBLAS log file information as described in the previous part of this section as input and runs the full process end to end. All possible arguments for the script are as follows:

```
Options:
-h | --help
                       Display this help message
-n | --network
                       String to search for in filenames in log directory
--tensile-path PATH
                       Path to existing Tensile (will not provision new copy)
--rocblas-path PATH
                       Path to existing rocBLAS (will not provision new copy)
-y | --data-type
                       Data type of sizes that you want to tune (sgemm, dgemm,
   hgemm only)
-t | --tile-aware
                       Use tile-aware method. (limited support)
                       Use MFMA kernels
-m | --mfma
-r | --rk
                       Use replacement kernels (sqemm only)
-s | --disable-strides Disable leading dimensions and strides in tuning file
```

Usage: ./master_tuning_script.sh WORKING_DIR LOG_PATH [options]

```
-f \mid --sclk
                        Frequency of sclk in MHz
-c | --count
                       Sets all cases where count=1 to count=10
-d | --dependencies
                        Install required dependencies (dependencies are not
   installed by default)
                        Force logic preparation, merge, massage, and library build
--redo
   steps to be redone
-1 \mid --library \setminus
    {arcturus | vega20 | vega10 | mi25 | r9nano | hip} GPU used for tuning (
       arcturus, mi25, mi50, mi60, r7, v340 only)
--initialization {rand_int | trig_float | hpl} (=rand_int) Data initialization for
   matrices
--problem-definition {gemm | batch | both} (=both)
                                                             Which problem types to
   tune
--client {new | old | both} (=new)
                                                             Which Tensile runtime
   client to use
```

7 Tuning Considerations

- Kernels can be compute-bound or memory-bound?
 - If a kernel is memory bound, throttling will occur, and performance will drop?
- To avoid throttling, set the system clock (sclk) and memory clock (memclk) to a near one-to-one ratio?
 - Can be done using rocm-smi or atitool?
- CPU timers are used by rocblas-bench, while GPU timers are used by Tensile?
 - Generally leads to rocblas-bench producing lower performance than Tensile?
- Timing is affected by launching rocblas-bench?
 - Leads to varying performance?
- Reliance on GFlops instead of efficiency. The GFlops may be affected by environmental factors, so the results on one machine may not be the same as those on another. For example, the clock rate that was used during the tuning process may differ between systems or even on the same machine at different times. To compensate for this, it is recommended that the efficiency is use as a performance comparison when comparing results across different systems and tuning exercises. Tensile/tuning/ConvertToEfficiency.py converts the GFlops in the library logics to efficiency.

$$\text{efficiency} = \frac{\text{kernel performance} \times 1000}{o \times f \times \text{numCUs}} \times 100$$

- f = sclk frequency in MHz
- numCUs = number of compute units
- o = ops/CU/cycle
- 1000 = conversion to MFlops/sec from GFlops/sec

A ROCm and Tensile Installation and References

Use the following references to find the documentation about the ROCm platform.

- Documentation for the AMD ROCm platform.
- Reference to rocBLAS.
- Reference to Tensile provisioning overview and Tensile wiki.

A.1 ROCm Installation

Follow these links to find information about installing the ROCm platform.

- Install ROCm dependancies.
- rocBLAS building and install.

A.2 Install Tensile Dependencies

Use the following steps to install the Tensile and automation dependencies.

Install the python dependencies:

```
sudo apt install -y --no-install-recommends cmake make ca-certificates git \ pkg-config python3 python3-dev python3-matplotlib python3-pandas python3-pip \ python3-setuptools python3-tk python3-venv python3-yaml libnumal llvm-6.0-dev \ libboost-all-dev zliblg-dev libomp-dev gfortran libpthread-stubs0-dev \ libmsgpack-dev libmsgpackc2 wget
```

Then install:

```
pip3 install setuptools --upgrade && pip3 install wheel && pip3 install pyyaml
   msgpack openpyxl pandas
```

Be cautious about the cmake version. If you get an error about upgrading your cmake version, make sure you install a version that is compatible with the Tensile version.

B Tensile Kernel Naming Convention

When Tensile or Tensile Create Library produces the kernels, it generates names for those kernels based on the parameters which are used to generate each kernel. The naming convention used is based on the name of the parameters involved. The part of the name produced from the parameter is an abbreviation of the name concatenated with the value of the parameter. For example, GlobalSplitU = 4 will produce a name part GSU4. The full name of a kernel looks like the following:

```
Cijk_Ailk_Bljk_SB_MT128x128x16_SE_GSU1_K1_TT8_8_WG16_16_1.s.
```

Any library will contain a large set of parameters that are common to all the kernels in the library so, in the final library, those parameters are not included as part of the naming of the kernels in that library. This reduces the name as the full set of parameters is rather large.

C Parameter Name Abbreviation Mapping

Table 1: Parameter names and their abbreviations. Most abbreviations are a combination of the first letters of each word in a parameter's name. Consequently, abbreviations are not guaranteed to be unique. Derived parameters are not listed.

Parameter Name	Abbreviation
1LDSBuffer	1LDSB
AggressivePerfMode	APM
AssertAlphaValue	AAV
AssertBetaValue	ABV
AssertCEqualsD	ACED
AssertFree0ElementMultiple	AF0EM
AssertFree1ElementMultiple	AF1EM
AssertMinApproxSize	AMAS
AssertSizeEqual	ASE
AssertSizeGreaterThan	ASGT
AssertSizeLessThan	ASLT
AssertSizeMultiple	ASM

A scout Stride A Equal	ACAE
AssertStrideAEqual	ASAE
AssertStrideBEqual	ASBE
AssertStrideCEqual	ASCE
AssertStrideDEqual	ASDE
AssertSummationElementMultiple	ASEM
AtomicAddC	AAC
BufferLoad	BL
BufferStore	BS
CheckDimOverflow	CDO
CheckTensorDimAsserts	CTDA
CustomKernelName	CKN
DepthU	DU
DepthULdsDivisor	DULD
DirectToLds	DTL
DirectToVgprA	DTVA
DirectToVgprB	DTVB
DisableAtomicFail	DAF
DisableKernelPieces	DKP
DisableVgprOverlapping	DVO
EdgeType	ET
ExpandPointerSwap	EPS
Fp16AltImpl	F16AI
	-
FractionalLoad	FL
GlobalRead2A	GR2A
GlobalRead2B	GR2B
GlobalReadCoalesceGroupA	GRCGA
GlobalReadCoalesceGroupB	GRCGB
GlobalReadCoalesceVectorA	GRCVA
GlobalReadCoalesceVectorB	GRCVB
GlobalReadPerMfma	GRPM
GlobalReadVectorWidth	GRVW
GlobalSplitU	GSU
•	
GlobalSplitUAlgorithm	GSU GSUA GSUSARR
$Global Split UAlgorithm \\ Global Split USummation Assignment Round Robin$	GSUA
GlobalSplitUAlgorithm GlobalSplitUSummationAssignmentRoundRobin GlobalSplitUWorkGroupMappingRoundRobin	GSUA GSUSARR GSUWGMRR
GlobalSplitUAlgorithm GlobalSplitUSummationAssignmentRoundRobin GlobalSplitUWorkGroupMappingRoundRobin GroupLoadStore	GSUA GSUSARR GSUWGMRR GLS
GlobalSplitUAlgorithm GlobalSplitUSummationAssignmentRoundRobin GlobalSplitUWorkGroupMappingRoundRobin GroupLoadStore InnerUnroll	GSUA GSUSARR GSUWGMRR GLS IU
GlobalSplitUAlgorithm GlobalSplitUSummationAssignmentRoundRobin GlobalSplitUWorkGroupMappingRoundRobin GroupLoadStore InnerUnroll InterleaveAlpha	GSUA GSUSARR GSUWGMRR GLS IU IA
GlobalSplitUAlgorithm GlobalSplitUSummationAssignmentRoundRobin GlobalSplitUWorkGroupMappingRoundRobin GroupLoadStore InnerUnroll InterleaveAlpha ISA	GSUA GSUSARR GSUWGMRR GLS IU IA
GlobalSplitUAlgorithm GlobalSplitUSummationAssignmentRoundRobin GlobalSplitUWorkGroupMappingRoundRobin GroupLoadStore InnerUnroll InterleaveAlpha ISA KernelLanguage	GSUA GSUSARR GSUWGMRR GLS IU IA ISA KL
GlobalSplitUAlgorithm GlobalSplitUSummationAssignmentRoundRobin GlobalSplitUWorkGroupMappingRoundRobin GroupLoadStore InnerUnroll InterleaveAlpha ISA KernelLanguage LdcEqualsLdd	GSUA GSUSARR GSUWGMRR GLS IU IA ISA KL LEL
GlobalSplitUAlgorithm GlobalSplitUSummationAssignmentRoundRobin GlobalSplitUWorkGroupMappingRoundRobin GroupLoadStore InnerUnroll InterleaveAlpha ISA KernelLanguage LdcEqualsLdd LdsBlockSizePerPad	GSUA GSUSARR GSUWGMRR GLS IU IA ISA KL LEL LBSPP
GlobalSplitUAlgorithm GlobalSplitUSummationAssignmentRoundRobin GlobalSplitUWorkGroupMappingRoundRobin GroupLoadStore InnerUnroll InterleaveAlpha ISA KernelLanguage LdcEqualsLdd LdsBlockSizePerPad LdsPadA	GSUA GSUSARR GSUWGMRR GLS IU IA ISA KL LEL LBSPP LPA
GlobalSplitUAlgorithm GlobalSplitUSummationAssignmentRoundRobin GlobalSplitUWorkGroupMappingRoundRobin GroupLoadStore InnerUnroll InterleaveAlpha ISA KernelLanguage LdcEqualsLdd LdsBlockSizePerPad LdsPadA LdsPadB	GSUA GSUSARR GSUWGMRR GLS IU IA ISA KL LEL LBSPP LPA LPB
GlobalSplitUAlgorithm GlobalSplitUSummationAssignmentRoundRobin GlobalSplitUWorkGroupMappingRoundRobin GroupLoadStore InnerUnroll InterleaveAlpha ISA KernelLanguage LdcEqualsLdd LdsBlockSizePerPad LdsPadA LdsPadB LocalDotLayout	GSUA GSUSARR GSUWGMRR GLS IU IA ISA KL LEL LBSPP LPA LPB LDL
GlobalSplitUAlgorithm GlobalSplitUSummationAssignmentRoundRobin GlobalSplitUWorkGroupMappingRoundRobin GroupLoadStore InnerUnroll InterleaveAlpha ISA KernelLanguage LdcEqualsLdd LdsBlockSizePerPad LdsPadA LdsPadB LocalDotLayout LocalRead2A	GSUA GSUSARR GSUWGMRR GLS IU IA ISA KL LEL LBSPP LPA LPA LPB LDL LR2A
GlobalSplitUAlgorithm GlobalSplitUSummationAssignmentRoundRobin GlobalSplitUWorkGroupMappingRoundRobin GroupLoadStore InnerUnroll InterleaveAlpha ISA KernelLanguage LdcEqualsLdd LdsBlockSizePerPad LdsPadA LdsPadB LocalDotLayout LocalRead2A LocalRead2B	GSUA GSUSARR GSUWGMRR GLS IU IA ISA KL LEL LBSPP LPA LPB LDL LR2A LR2B
GlobalSplitUAlgorithm GlobalSplitUSummationAssignmentRoundRobin GlobalSplitUWorkGroupMappingRoundRobin GroupLoadStore InnerUnroll InterleaveAlpha ISA KernelLanguage LdcEqualsLdd LdsBlockSizePerPad LdsPadA LdsPadB LocalDotLayout LocalRead2A LocalRead2B LocalReadVectorWidth	GSUA GSUSARR GSUWGMRR GLS IU IA ISA KL LEL LBSPP LPA LPB LDL LR2A LR2B LRVW
GlobalSplitUAlgorithm GlobalSplitUSummationAssignmentRoundRobin GlobalSplitUWorkGroupMappingRoundRobin GroupLoadStore InnerUnroll InterleaveAlpha ISA KernelLanguage LdcEqualsLdd LdsBlockSizePerPad LdsPadA LdsPadB LocalDotLayout LocalRead2A LocalRead2B LocalReadVectorWidth LocalWrite2A	GSUA GSUSARR GSUWGMRR GLS IU IA ISA KL LEL LBSPP LPA LPB LDL LR2A LR2B LRVW LW2A
GlobalSplitUAlgorithm GlobalSplitUSummationAssignmentRoundRobin GlobalSplitUWorkGroupMappingRoundRobin GroupLoadStore InnerUnroll InterleaveAlpha ISA KernelLanguage LdcEqualsLdd LdsBlockSizePerPad LdsPadA LdsPadB LocalDotLayout LocalRead2A LocalRead2B LocalReadVectorWidth LocalWrite2A LocalWrite2B	GSUA GSUSARR GSUWGMRR GLS IU IA ISA KL LEL LBSPP LPA LPB LDL LR2A LR2B LRVW
GlobalSplitUAlgorithm GlobalSplitUSummationAssignmentRoundRobin GlobalSplitUWorkGroupMappingRoundRobin GroupLoadStore InnerUnroll InterleaveAlpha ISA KernelLanguage LdcEqualsLdd LdsBlockSizePerPad LdsPadA LdsPadB LocalDotLayout LocalRead2A LocalRead2B LocalReadVectorWidth LocalWrite2B LocalWrite2B LocalWritePerMfma	GSUA GSUSARR GSUWGMRR GLS IU IA ISA KL LEL LBSPP LPA LPB LDL LR2A LR2B LRVW LW2A LW2B LWPM
GlobalSplitUAlgorithm GlobalSplitUSummationAssignmentRoundRobin GlobalSplitUWorkGroupMappingRoundRobin GroupLoadStore InnerUnroll InterleaveAlpha ISA KernelLanguage LdcEqualsLdd LdsBlockSizePerPad LdsPadA LdsPadB LocalDotLayout LocalRead2A LocalRead2B LocalReadVectorWidth LocalWrite2B LocalWrite2B LocalWritePerMfma LoopDoWhile	GSUA GSUSARR GSUWGMRR GLS IU IA ISA KL LEL LBSPP LPA LPB LDL LR2A LR2B LRVW LW2A LW2B LWPM LDW
GlobalSplitUAlgorithm GlobalSplitUSummationAssignmentRoundRobin GlobalSplitUWorkGroupMappingRoundRobin GroupLoadStore InnerUnroll InterleaveAlpha ISA KernelLanguage LdcEqualsLdd LdsBlockSizePerPad LdsPadA LdsPadB LocalDotLayout LocalRead2A LocalRead2B LocalReadVectorWidth LocalWrite2B LocalWrite2B LocalWritePerMfma LoopDoWhile LoopTail	GSUA GSUSARR GSUWGMRR GLS IU IA ISA KL LEL LBSPP LPA LPB LDL LR2A LR2B LRVW LW2A LW2B LWPM
GlobalSplitUAlgorithm GlobalSplitUSummationAssignmentRoundRobin GlobalSplitUWorkGroupMappingRoundRobin GroupLoadStore InnerUnroll InterleaveAlpha ISA KernelLanguage LdcEqualsLdd LdsBlockSizePerPad LdsPadA LdsPadB LocalDotLayout LocalRead2A LocalRead2B LocalReadVectorWidth LocalWrite2A LocalWrite2B LocalWritePerMfma LoopDoWhile LoopTail MACInstruction	GSUA GSUSARR GSUWGMRR GLS IU IA ISA KL LEL LBSPP LPA LPB LDL LR2A LR2B LRVW LW2A LW2B LWPM LDW
GlobalSplitUAlgorithm GlobalSplitUSummationAssignmentRoundRobin GlobalSplitUWorkGroupMappingRoundRobin GroupLoadStore InnerUnroll InterleaveAlpha ISA KernelLanguage LdcEqualsLdd LdsBlockSizePerPad LdsPadA LdsPadB LocalDotLayout LocalRead2A LocalRead2B LocalReadVectorWidth LocalWrite2B LocalWrite2B LocalWritePerMfma LoopDoWhile LoopTail	GSUA GSUSARR GSUWGMRR GLS IU IA ISA KL LEL LBSPP LPA LPB LDL LR2A LR2B LRVW LW2A LW2A LW2B LWPM LDW LT
GlobalSplitUAlgorithm GlobalSplitUSummationAssignmentRoundRobin GlobalSplitUWorkGroupMappingRoundRobin GroupLoadStore InnerUnroll InterleaveAlpha ISA KernelLanguage LdcEqualsLdd LdsBlockSizePerPad LdsPadA LdsPadB LocalDotLayout LocalRead2A LocalRead2B LocalReadVectorWidth LocalWrite2A LocalWrite2B LocalWritePerMfma LoopDoWhile LoopTail MACInstruction	GSUA GSUSARR GSUWGMRR GLS IU IA ISA KL LEL LBSPP LPA LPB LDL LR2A LR2B LRVW LW2A LW2B LWYM LDW LT MAC MT MTSM
GlobalSplitUAlgorithm GlobalSplitUSummationAssignmentRoundRobin GlobalSplitUWorkGroupMappingRoundRobin GroupLoadStore InnerUnroll InterleaveAlpha ISA KernelLanguage LdcEqualsLdd LdsBlockSizePerPad LdsPadA LdsPadB LocalDotLayout LocalRead2A LocalRead2B LocalReadVectorWidth LocalWrite2A LocalWrite2B LocalWritePerMfma LoopDoWhile LoopTail MACInstruction MacroTile	GSUA GSUSARR GSUWGMRR GLS IU IA ISA KL LEL LBSPP LPA LPB LDL LR2A LR2B LRVW LW2A LW2B LWYM LDW LT MAC MT
GlobalSplitUAlgorithm GlobalSplitUSummationAssignmentRoundRobin GlobalSplitUWorkGroupMappingRoundRobin GroupLoadStore InnerUnroll InterleaveAlpha ISA KernelLanguage LdcEqualsLdd LdsBlockSizePerPad LdsPadA LdsPadB LocalDotLayout LocalRead2A LocalRead2B LocalReadVectorWidth LocalWrite2A LocalWrite2B LocalWritePerMfma LoopDoWhile LoopTail MACInstruction MacroTile MacroTileShapeMax	GSUA GSUSARR GSUWGMRR GLS IU IA ISA KL LEL LBSPP LPA LPB LDL LR2A LR2B LRVW LW2A LW2B LWYM LDW LT MAC MT MTSM
GlobalSplitUAlgorithm GlobalSplitUSummationAssignmentRoundRobin GlobalSplitUWorkGroupMappingRoundRobin GroupLoadStore InnerUnroll InterleaveAlpha ISA KernelLanguage LdcEqualsLdd LdsBlockSizePerPad LdsPadA LdsPadB LocalDotLayout LocalRead2A LocalRead2B LocalReadVectorWidth LocalWrite2A LocalWrite2B LocalWritePerMfma LoopDoWhile LoopTail MACInstruction MacroTileShapeMax MacroTileShapeMin	GSUA GSUSARR GSUWGMRR GLS IU IA ISA KL LEL LBSPP LPA LPB LDL LR2A LR2B LRVW LW2A LW2B LWPM LDW LT MAC MT MTSM MTSM
GlobalSplitUAlgorithm GlobalSplitUSummationAssignmentRoundRobin GlobalSplitUWorkGroupMappingRoundRobin GroupLoadStore InnerUnroll InterleaveAlpha ISA KernelLanguage LdcEqualsLdd LdsBlockSizePerPad LdsPadA LdsPadB LocalDotLayout LocalRead2A LocalRead2B LocalReadVectorWidth LocalWrite2A LocalWrite2B LocalWritePerMfma LoopDoWhile LoopTail MACInstruction MacroTileShapeMax MacroTileShapeMin MagicDivAlg	GSUA GSUSARR GSUWGMRR GLS IU IA ISA KL LEL LBSPP LPA LPB LDL LR2A LR2B LRVW LW2A LW2B LWPM LDW LT MAC MT MTSM MTSM MDA
GlobalSplitUAlgorithm GlobalSplitUSummationAssignmentRoundRobin GlobalSplitUWorkGroupMappingRoundRobin GroupLoadStore InnerUnroll InterleaveAlpha ISA KernelLanguage LdcEqualsLdd LdsBlockSizePerPad LdsPadA LdsPadB LocalDotLayout LocalRead2A LocalRead2B LocalReadVectorWidth LocalWrite2B LocalWrite2B LocalWritePerMfma LoopDoWhile LoopTail MACInstruction MacroTileShapeMax MacroTileShapeMin MagicDivAlg MatrixInstruction MaxOccupancy	GSUA GSUSARR GSUWGMRR GLS IU IA ISA KL LEL LBSPP LPA LPB LDL LR2A LR2B LRVW LW2A LW2B LWPM LDW LT MAC MT MTSM MTSM MDA MI
GlobalSplitUAlgorithm GlobalSplitUSummationAssignmentRoundRobin GlobalSplitUWorkGroupMappingRoundRobin GroupLoadStore InnerUnroll InterleaveAlpha ISA KernelLanguage LdcEqualsLdd LdsBlockSizePerPad LdsPadA LdsPadB LocalDotLayout LocalRead2A LocalRead2B LocalReadVectorWidth LocalWrite2B LocalWrite2B LocalWritePerMfma LoopDoWhile LoopTail MACInstruction MacroTileShapeMax MacroTileShapeMin MagicDivAlg MatrixInstruction	GSUA GSUSARR GSUWGMRR GLS IU IA ISA KL LEL LBSPP LPA LPB LDL LR2A LR2B LRVW LW2A LW2B LWPM LDW LT MAC MT MTSM MTSM MDA MI MO

Min y girkumber NonTemporalA NonTemporalB NonTemporalC NonTemporalD NTD NoReject NonTemporalD NTD NoReject NR NumElementsPerBatchStore NumLoadsCoalescedA NLCA NumLoadsCoalescedB NLCB OptNoLoadLoop OptNoLoadLoop OptPeLoopVmcnt PackBatchDims PackFreeDims PackGranularity PG PackSummationDims PSD PerformanceWaitCount PerformanceWaitCount PerformanceWaitCount PersistentKernel PersistentKernel PK PersistentKernelAlongBatch PrefetchAcrossPersistent PrefetchAcrossPersistent PrefetchGlobalRead PrefetchGlobalRead PrefetchGlobalRead ScheduleIterAlg ScheduleLocalWrite SourceSwap StaggerU StaggerUMapping StaggerUStride StoreClnUnroll StoreClnUnrollIbratco StoreCinUnrollIbratco StoreCinUnrollPostLoop StoreRemayVectorWidth SuppressNoLoadLoop ThreadTile TransposeLDS UnrollImesleDepthU UnrollMemFence Use64bShadowLimit UseInstOffsetForGRO UseSgprForGRO UseSgprForGRO UseSgprForGRO UseSgratedBadA WaveSeparateGlobalReadB WorkGroupMappingType WGM WGMT	NO VI NO I	1 2001
NonTemporalB NonTemporalC NonTemporalC NonTemporalD NoReject NTD NoReject NR NumElementsPerBatchStore NumLoadsCoalescedA NLCA NumLoadsCoalescedB NLCB OptNoLoadLoop OptNoLoadLoop OptPreLoopVmcnt PackBatchDims PackFreeDims PackGranularity PG PackGumuationDims PSD PackGranularity PG PackSummationDims PSD PerformanceSyncLocation PerformanceWaitCount PerformanceWaitLocation PFE PersistentKernel PrefetchAcrossPersistent PrefetchAcrossPersistent PrefetchAcrossPersistent PrefetchAcrossPersistentMode PrefetchGlobalRead PrefetchLocalRead PrefetchLocalRead PrefetchLocalRead PCR ReplacementKernel ScheduleIcoalWrite SourceSwap StaggerU StaggerUMapping StaggerUS StoreCInUnrollExact StoreCInUnrollExact StoreCInUnrollExact StoreCinUnrollPostLoop StorePriorityOpt StorePriorityOpt StorePriorityOpt StorePriorityOpt StoreSupForGRO UseSgprForGRO UseSgprForGRO UseSgprForGRO UseSgprForGRO VectorAtomicWidth Vaw VavefrontSize Ws WaveSeparateGlobalRead WorkGroup WorkGroup WorkGroupMapping WGM	MinVgprNumber	MVN
NonTemporalD NoReject NonTemporalD NoReject NumElementsPerBatchStore NumLoadsCoalescedA NumLoadsCoalescedB OptNoLoadLoop OptPeLoopVmcnt PackBatchDims PackGranularity PG PackSummationDims PerformanceSyncLocation PerformanceWaitCount PersistentKernel PersistentKernelAlongBatch PrefetchAcrossPersistent PrefetchAcrossPersistent PrefetchLocalRead PrefetchLocalRead PrefetchLocalRead ScheduleIterAlg ScheduleLocalWrite SourceSwap StaggerU StaggerUMapping StaggerUStride StoreCInUnrollInterval StoreCInUnrollInestLoop StoreRemapVectorWidth SuppressNoLoadLoop StoreVectorWidth SuppressNoLoadLoop StoreVectorWidth SuppressNoLoadLoop UnrollIndemFence UseSpraceGo VectorAtomicWidth VectorStore VectorWidth Vawesforoup WorkGroup WorkCroup WorkCroup WorkCroup WorkGroup WorkGroup WorkGroup WorkCroup WorkCroup WorkCroup WorkGroup WorkCroup WorkCroup WorkCroup WorkCroup WorkCroup WorkCroup WorkCroup WorkCroup WorkGroup WorkGroup WorkGroup WorkGroup WorkCroup WorkCro		i i
NonTemporalD NoReject NumLementsPerBatchStore NumLoadsCoalescedA NumLoadsCoalescedB OptNoLoadLoop OptPreLoopVmcnt PackBatchDims PackFreeDims PackGranularity PG PackGumationDims PerformanceSyncLocation PerformanceWaitLocation PerformanceWaitLocation PerfortchAcrossPersistent PrefetchAcrossPersistent PrefetchLocalRead PrefetchIobalRead PrefetchIobalRead ScheduleIterAlg ScheduleLocalWrite SourceSwap StaggerU StaggerUStride StoreCInUnrollExact StoreCInUnrollExact StoreCInUnrollPostLoop StoreRemapVectorWidth SuppressNoLoadLoop ThreadTile TransposeLDS UnrollIndsPerd Verdindy Verdind Verdin		· ·
NoReject NumElementsPerBatchStore NumLoadsCoalescedA NumLoadsCoalescedB OptNoLoadLoop OptPreLoopVment PackBatchDims PackGranularity PackGranularity PackGranularity PerformanceSyncLocation PerformanceWaitCount PersistentKernel PersistentKernelAlongBatch PrefetchAcrossPersistent PrefetchAcrossPersistentMode PrefetchGlobalRead PrefetchGlobalRead PrefetchGlobalRead ScheduleLocalWrite SourceSwap StaggerU StaggerUMapping StaggerUStride StoreCInUnroll StoreCInUnrollPostLoop StorePeriorityOpt StoreRemapVectorWidth SuppressNoLoadLoop ThreadTile TransposeLDS UnrollIclsDepthU UnrollMemFence UseCynum Apping VorkGroup WorkGroup WorkCroup Vector Width VCCD VGR VPL PBD NLCA NLCA NLCA NLCA NLCA NLCA NLCA NLCA	-	
NumElementsPerBatchStore NumLoadsCoalescedA NumLoadsCoalescedB NLCA NumLoadsCoalescedB NLCB OptNoLoadLoop OptPreLoopVmcnt OptLy PackBatchDims PackFreeDims PackGranularity PG PackSummationDims PerformanceSyncLocation PerformanceWaitCount PerformanceWaitLocation PFE PersistentKernel PersistentKernelAlongBatch PrefetchAcrossPersistent PAP PrefetchAcrossPersistent PAP PrefetchGlobalRead PrefetchGlobalRead ReplacementKernel RoundBatch ScheduleIterAlg ScheduleLocalWrite SourceSwap StaggerU StaggerUMapping StoreCInUnrollExact StoreCInUnrollExact StoreCInUnrollPostLoop StorePersion StoreSyncOpt StorePersion StoreSyncDot StorePersion StoreSyncDot StorePersion StoreSyncDot StoreCinUnrollPostLoop StorePriorityOpt StorePriorityOpt StorePriorityOpt StorePriorityOpt StoreSyncOpt Synco SyncoladLoop StoreSyncOpt StoreSyncOpt StoreSyncOpt Synco SyncoladLoop StoreSyncOpt StoreSyncOpt SyncoladLoop SyncoladLo		·
NumLoadsCoalescedA NumLoadsCoalescedB OptNoLoadLoop OptPreLoopVmcnt OptPreLoopVmcnt PackBatchDims PBD PackFreeDims PFD PackGranularity PG PackGumationDims PSD PerformanceSyncLocation PerformanceWaitCount PerformanceWaitLocation PerformanceWaitLocation PerfetchAcrossPersistent PrefetchAcrossPersistent PrefetchAcrossPersistent PrefetchLocalRead PrefetchGlobalRead PrefetchGlobalRead PrefetchGlobalRead ScheduleIcoalWrite SourceSwap StaggerU StaggerUMapping StaggerUMapping StoreClnUnrollExact StoreClnUnrollExact StoreClnUnrollPostLoop StorePriorityOpt StoreRemapVectorWidth StoreSyncOpt StoreNectorWidth SuppressNoLoadLoop ThreadTile TransposeLDS UnrollMemFence UseSuprForGRO VectorAtomicWidth VWW WaveSeparateGlobalRead WorkGroup WorkGroupMapping WGM WGM	5	
NumLoadsCoalescedB OptNoLoadLoop OptPreLoopVmcnt OptPreLoopVmcnt PackBatchDims PackFreeDims PackGranularity PG PackSummationDims PerformanceSyncLocation PSL PerformanceWaitCount PerformanceWaitLocation PWL PersistentKernel PersistentKernel PK PersistentKernelAlongBatch PrefetchAcrossPersistent PrefetchAcrossPersistent PrefetchAcrossPersistent PAP PrefetchColobalRead PrefetchLocalRead PrefetchLocalRead PLR ReplacementKernel RK ScheduleIterAlg ScheduleLocalWrite SourceSwap StaggerU StaggerUMapping StaggerUStride StoreCInUnrollExact StoreCInUnrollExact StoreCInUnrollInestLoop StoreCenuproirtyOpt StoreRemapVectorWidth SuppressNoLoadLoop ThreadTile TransposeLDS UnrollIncIsDepthU UnrollMemFence UseSprForGRO UseSgrForGRO VectorAtomic Widh WaveSeparateGlobalRead WorkGroup WorkGroupMapping WGM WorkGroupMapping WGM		
OptNoLoadLoop OptPreLoopVmcnt PackBatchDims PackFreeDims PackGranularity PG PackSummationDims PerformanceSyncLocation PerformanceWaitCount PerformanceWaitLocation PersistentKernel PersistentKernelAlongBatch PrefetchAcrossPersistent PrefetchAcrossPersistent PrefetchAcrossPersistentMode PrefetchGlobalRead PrefetchGlobalRead PrefetchGlobalRead PrefetchLocalRead PLR ReplacementKernel RK ScheduleIterAlg ScheduleLocalWrite SourceSwap StaggerU StaggerUMapping StaggerUStride StoreCInUnrollExact StoreCInUnrollExact StoreCInUnrollInostLoop StorePriorityOpt StoreRemapVectorWidth SuppressNoLoadLoop StoreVectorWidth SuppressNoLoadLoop UnrollMemFence UseSqprForGRO VectorAtomic Width Vex VectorStore VectorWidth Vex VectorStore VectorWidth Vex VectorStore VectorWidth Vex VectorStore VectorWidth Vex Vex Ves		
OptPreLoopVment PackBatchDims PackFreeDims PackGranularity PackSummationDims PackSummationDims PerformanceSyncLocation PerformanceWaitCount PerformanceWaitLocation PersistentKernel PersistentKernelAlongBatch PrefetchAcrossPersistent PrefetchAcrossPersistent PrefetchGlobalRead PrefetchLocalRead PrefetchLocalRead PrefetchLocalRead ReplacementKernel RK ScheduleIterAlg ScheduleLocalWrite SourceSwap StaggerU StraggerUStride StoreCInUnrollExact StoreCInUnrollInterval StoreCinUnrollPostLoop StorePriorityOpt StorePriorityOpt StorePriorityOpt StorePriorityOpt StoreVectorWidth SuppressNoLoadLoop ThreadTile TransposeLDS UnrollInclSepthU UnrollMemFence Use64bShadowLimit UseInstOffsetForGRO UseSgprForGRO VectorAtomicWidth Vaw VectorStore VectorWidth Vaw VescparateGlobalReadA WaveSeparateGlobalReadB WorkGroup WorkGroupMapping WGM WorkGroup WorkGroup WGM		
PackBatchDims PackFreeDims PackGranularity PG PackSummationDims PerformanceSyncLocation PerformanceWaitCount PerformanceWaitLocation PersistentKernel PersistentKernelAlongBatch PrefetchAcrossPersistent PrefetchAcrossPersistentMode PrefetchLocalRead PrefetchLocalRead PrefetchLocalRead PerlacementKernel Rk ScheduleGlobalRead ScheduleLocalWrite SourceSwap StaggerU StuggerUMapping StaggerUMapping StoreCInUnrollExact StoreCInUnrollExact StoreCInUnrollPostLoop StorePriorityOpt StoreRemapVectorWidth StoreSyncOpt StoreVectorWidth SuppressNoLoadLoop ThreadTile TransposeLDS UnrollMemFence Use64bShadowLimit UseInstOffsetForGRO UseSgprForGRO VectorAtomicWidth Vww VectorStore VectorWidth Vaw VectorStore VectorWidth Vaw VectorStore VectorWidth Vaw VescparateGlobalRead WorkGroup WorkGroupMapping WGM VescparateGlobalRead WorkGroup		- '
PackFreeDims PackGranularity PG PackSummationDims PerformanceSyncLocation PSL PerformanceWaitLocation PWC PerformanceWaitLocation PWL PersistentKernel PersistentKernel PersistentKernelAlongBatch PrefetchAcrossPersistent PAP PrefetchAcrossPersistentMode PrefetchColobalRead PrefetchLocalRead PLR ReplacementKernel RK ScheduleGlobalRead SGR ScheduleIterAlg SIA ScheduleLocalWrite SourceSwap StaggerU StaggerUMapping StaggerUMapping StoreCInUnrollExact StoreCInUnrollInterval StoreCInUnrollPostLoop StorePriorityOpt StorePriorityOpt StorePriorityOpt StoreVectorWidth SuppressNoLoadLoop StoreVectorWidth SuppressNoLoadLoop UnrollMemFence Use64bShadowLimit UseInstOffsetForGRO UseSgprForGRO VectorAtomicWidth VAW VectorStore VectorWidth VAW VectorStore VectorWidt		
PackGranularity PackSummationDims PerformanceSyncLocation PerformanceWaitCount PerformanceWaitLocation PerformanceWaitLocation PersistentKernel PersistentKernelAlongBatch PrefetchAcrossPersistent Pap PrefetchAcrossPersistentMode PrefetchGlobalRead PrefetchLocalRead PrefetchLocalRead PerfetchLocalRead PerfetchLocalRea		
PackSummationDims PerformanceSyncLocation PerformanceWaitLocation PerformanceWaitLocation PersistentKernel PersistentKernel PersistentKernelAlongBatch PrefetchAcrossPersistent PrefetchAcrossPersistentMode PrefetchGlobalRead PrefetchLocalRead PrefetchLocalRead PrefetchLocalRead PrefetchLocalRead PrefetchLocalRead ReplacementKernel ScheduleGlobalRead ScheduleIterAlg ScheduleLocalWrite SourceSwap StaggerU StaggerUMapping StaggerUStride StoreCInUnroll StoreCInUnrollExact StoreCInUnrollInterval StoreCInUnrollInterval StorePriorityOpt StoreRemapVectorWidth StoreSyncOpt StoreVectorWidth StoreSyncOpt StoreVectorWidth SuppressNoLoadLoop ThreadTile TransposeLDS UnrollIncIsDepthU UnrollMemFence Use64bShadowLimit Use64bShadowLimit UseInstOffsetForGRO VectorAtomicWidth VextorStore VectorWidth VextorStore VectorWidth Vaw WaveSparateGlobalReadA WaveSeparateGlobalReadA WaveSeparateGlobalReadB WorkGroup WorkGroupMapping WGM		
PerformanceSyncLocation PerformanceWaitLocation PerformanceWaitLocation PersistentKernel PersistentKernelAlongBatch PrefetchAcrossPersistent PrefetchAcrossPersistent PrefetchGlobalRead PrefetchLocalRead PrefetchLocalRead PrefetchLocalRead PrefetchLocalRead PrefetchLocalRead PrefetchLocalRead ReplacementKernel RK ScheduleGlobalRead SGR ScheduleIterAlg StaggerU Suus StaggerUMapping StaggerUMapping StaggerUMnrollExact StoreCInUnrollExact StoreCInUnrollExact StoreCInUnrollExact StoreCInUnrollPostLoop StoreRemapVectorWidth StoreSyncOpt StoreNemapVectorWidth SuppressNoLoadLoop ThreadTile TransposeLDS UnrollIncIsDepthU UnrollMemFence Use64bShadowLimit Use1nstOffsetForGRO UseSgprForGRO VectorAtomicWidth VectorStore VectorWidth VexesparateGlobalReadA WaveSeparateGlobalReadA WaveSeparateGlobalReadB WorkGroup WorkGroupMapping WGM	· · · · · · · · · · · · · · · · · · ·	_
PerformanceWaitLocation PersistentKernel PersistentKernelAlongBatch PrefetchAcrossPersistent PrefetchAcrossPersistent PrefetchGlobalRead PrefetchLocalRead PrefetchLocalRead PrefetchLocalRead PrefetchLocalRead PrefetchGlobalRead PrefetchLocalRead PLR ReplacementKernel RK ScheduleGlobalRead SGR ScheduleIterAlg StaggerU StaggerUMapping StaggerUMapping StoreCInUnroll StoreCInUnrollExact StoreCInUnrollExact StoreCInUnrollPostLoop StorePriorityOpt StorePriorityOpt StoreRemapVectorWidth StoreSyncOpt StoreVectorWidth SuppressNoLoadLoop ThreadTile TransposeLDS UnrollImcIsDepthU UnrollMemFence Use64bShadowLimit UseInstOffsetForGRO UseSgprForGRO VectorAtomicWidth VectorStore VectorWidth WaveForntSize WaveSeparateGlobalReadA WaveSeparateGlobalReadA WaveSeparateGlobalReadA WaveSeparateGlobalReadB WorkGroup WorkGroupMapping WGM		PSD
PerformanceWaitLocation PersistentKernel PersistentKernelAlongBatch PrefetchAcrossPersistent PrefetchAcrossPersistent PrefetchGlobalRead PrefetchGlobalRead PrefetchLocalRead PrefetchLocalRead PLR ReplacementKernel Rk ScheduleGlobalRead ScheduleIterAlg ScheduleLocalWrite SourceSwap StaggerU StaggerUMapping StaggerUMapping StoreCInUnroll StoreCInUnrollExact StoreCInUnrollPostLoop StorePriorityOpt StoreRemapVectorWidth StoreSyncOpt StoreVectorWidth SuppressNoLoadLoop ThreadTile TransposeLDS UnrollMemFence Use64bShadowLimit UseInstOffsetForGRO UseSgprForGRO VectorAtomicWidth VectorStore VectorWidth Vww WaveSparateGlobalReadA WaveSeparateGlobalReadB WorkGroup WorkGroupMapping WGM	•	PSL
PersistentKernel PersistentKernelAlongBatch PrefetchAcrossPersistent PrefetchAcrossPersistent PrefetchGlobalRead PrefetchLocalRead PrefetchLocalRead PrefetchLocalRead PrefetchLocalRead ReplacementKernel RK ScheduleGlobalRead ScheduleLocalWrite SourceSwap StaggerU StuggerUMapping StaggerUMapping StoreCInUnroll StoreCInUnrollInterval StoreCInUnrollPostLoop StoreRemapVectorWidth StoreSyncOpt StoreRemapVectorWidth SuppressNoLoadLoop ThreadTile TransposeLDS UnrollMemFence Use64bShadowLimit UseInstOffsetForGRO VectorAtomicWidth Vaw WaveSeparateGlobalReadB WorkGroup WorkGroup WorkGroup WorkGroup WGM		
PersistentKernelAlongBatch PrefetchAcrossPersistent PrefetchAcrossPersistent PrefetchAcrossPersistentMode PrefetchGlobalRead PrefetchLocalRead PrefetchLocalRead PLR ReplacementKernel RK ScheduleGlobalRead ScheduleIterAlg ScheduleLocalWrite SourceSwap StaggerU Stu StaggerUMapping StoreCInUnroll StoreCInUnrollExact StoreCInUnrollInterval StorePriorityOpt StorePriorityOpt StoreSyncOpt StoreVectorWidth StoreSyncOpt SuppressNoLoadLoop StoreVectorWidth SuppressNoLoadLoop StoreOllUnrollIntersel UnrollIntelSpethU UnrollMemFence Use64bShadowLimit UseInstOffsetForGRO UseSgprForGRO VectorAtomicWidth VectorStore VectorWidth VectorStor	1 errormance (artiboeatron	PWL
PrefetchAcrossPersistent PrefetchAcrossPersistentMode PrefetchGlobalRead PrefetchLocalRead PrefetchLocalRead PLR ReplacementKernel RK ScheduleGlobalRead ScheduleIterAlg ScheduleLocalWrite SourceSwap StaggerU StuggerUMapping StoreCInUnroll StoreCInUnrollExact StoreCInUnrollIExact StorePriorityOpt StorePriorityOpt StoreSyncOpt StoreVectorWidth SuppressNoLoadLoop ThreadTile TransposeLDS UnrollImcIsDepthU UnrollMemFence UseSqspForGRO VectorAtomicWidth VectorStore VectorWidth VectorStor	PersistentKernel	PK
PrefetchAcrossPersistentMode PrefetchGlobalRead PrefetchLocalRead PrefetchLocalRead PLR ReplacementKernel RK ScheduleGlobalRead SGR ScheduleIterAlg StlA ScheduleLocalWrite Suw SourceSwap StaggerU Stu StaggerUMapping StoreCInUnroll StoreCInUnrollExact StoreCInUnrollPostLoop StorePriorityOpt StoreRemapVectorWidth SuppressNoLoadLoop ThreadTile TransposeLDS UnrollMemFence Use64bShadowLimit UseInstOffsetForGRO UseSgprForGRO VectorVidth Vww VectorStore VectorWidth Vww WavefrontSize WaveSeparateGlobalReadB WorkGroup WorkGroup WGM	PersistentKernelAlongBatch	PKAB
PrefetchGlobalRead PrefetchLocalRead PrefetchLocalRead ReplacementKernel Rk ScheduleGlobalRead SGR ScheduleIterAlg ScheduleLocalWrite SourceSwap StaggerU SU StaggerUMapping StaggerUStride StoreCInUnroll StoreCInUnrollExact StoreCInUnrollPostLoop StorePriorityOpt StorePriorityOpt StoreVectorWidth StuppressNoLoadLoop ThreadTile TransposeLDS UnrollIncIsDepthU UnrollMemFence Use64bShadowLimit UseInstOffsetForGRO UseSgprForGRO VectorAtomicWidth Vw WavefrontSize WaveSeparateGlobalReadA WaveSeparateGlobalReadB WorkGroup WorkMrite SIAW SGRA SGR SKR SGR SGR SGR SGR SGR SGR SGR SGR SGR SG		PAP
PrefetchLocalRead ReplacementKernel ReplacementMerble SUW SUW SUW SupgerUMapping SUM SCIUI SCIUI SCIUI SCIUI SCIUI SCIUI SCIUE	PrefetchAcrossPersistentMode	PAPM
ReplacementKernel ScheduleGlobalRead ScheduleLocalWrite ScheduleLocalWrite SourceSwap StaggerU StaggerUMapping StaggerUStride StoreCInUnroll StoreCInUnrollExact StoreCInUnrollExact StoreCInUnrollPostLoop StoreRemapVectorWidth StoreSyncOpt StoreVectorWidth SuppressNoLoadLoop ThreadTile TransposeLDS UnrollIncIsDepthU UnrollMemFence Use64bShadowLimit UseSgprForGRO VectorAtomicWidth Vww WavefrontSize WaveSeparateGlobalReadA WaveSeparateGlobalReadB WorkGroup WorkMru Supress SIA	PrefetchGlobalRead	PGR
ScheduleGlobalRead ScheduleIterAlg ScheduleLocalWrite SourceSwap StaggerU StaggerUMapping StaggerUStride StoreCInUnroll StoreCInUnrollExact StoreCInUnrollExact StorePriorityOpt StoreRemapVectorWidth StoreVectorWidth SuppressNoLoadLoop ThreadTile TransposeLDS UnrollIncIsDepthU UnrollMemFence Use64bShadowLimit UseInstOffsetForGRO UseSgprForGRO VectorAtomicWidth Vaw WavefrontSize Was WaveSeparateGlobalReadA WaveSeparateGlobalReadB WorkGroup WGM WSUM SUM SILW SLW SUM SUM SCIUE SCIUE SCIUE SCIUE SCIUE SCIUE SCIUE SCIUE SCIUE SCIUF SC	PrefetchLocalRead	PLR
ScheduleIterAlg ScheduleLocalWrite SourceSwap StaggerU StaggerUMapping StaggerUStride StoreCInUnroll StoreCInUnrollExact StoreCInUnrollExact StoreCInUnrollPostLoop StorePriorityOpt StorePriorityOpt StoreSyncOpt StoreVectorWidth StoreVectorWidth SuppressNoLoadLoop StoreVectorWidth SuppressNoLoadLoop SunrollIncIsDepthU UnrollMemFence Use64bShadowLimit UseInstOffsetForGRO UseSgprForGRO VectorAtomicWidth Vaw VectorStore VectorWidth Vaw WavefrontSize WaveSeparateGlobalReadA WaveSeparateGlobalReadB WorkGroup WG WGM	ReplacementKernel	RK
ScheduleLocalWrite SourceSwap StaggerU StaggerUMapping StaggerUStride StoreCInUnroll StoreCInUnrollExact StoreCInUnrollExact StoreCInUnrollPostLoop StorePriorityOpt StoreRemapVectorWidth StoreVectorWidth SuppressNoLoadLoop ThreadTile TransposeLDS UnrollIncIsDepthU UnrollMemFence Use64bShadowLimit UseSgprForGRO VectorAtomicWidth VectorStore VectorWidth Vaw VectorStore VectorWidth Vaw VectorStore VectorWidth Vaw VeseSeparateGlobalReadA WaveSeparateGlobalReadB WorkGroup WGM	ScheduleGlobalRead	SGR
SourceSwap StaggerU StaggerUMapping StaggerUStride StoreCInUnroll StoreCInUnrollExact StoreCInUnrollExact StoreCInUnrollPostLoop StorePriorityOpt StoreRemapVectorWidth StoreSyncOpt StoreVectorWidth SuppressNoLoadLoop ThreadTile TransposeLDS UnrollIncIsDepthU UnrollMemFence Use64bShadowLimit UseSgprForGRO VectorAtomicWidth Vaw VectorStore VectorWidth Vaw VectorStore VectorWidth Vaw VectorStore VectorWidth Vaw VeseparateGlobalReadA WaveSeparateGlobalReadB WorkGroup WGM	ScheduleIterAlg	SIA
StaggerUMapping StaggerUStride StoreCInUnroll StoreCInUnrollExact StoreCInUnrollExact StoreCInUnrollExact StoreCInUnrollPostLoop StorePriorityOpt StoreRemapVectorWidth StoreSyncOpt StoreVectorWidth SuppressNoLoadLoop ThreadTile TransposeLDS UnrollIncIsDepthU UnrollMemFence Use64bShadowLimit UseSgprForGRO VectorAtomicWidth VectorStore VectorWidth Vaw VectorStore VectorWidth Vaw VeseSeparateGlobalReadA WaveSeparateGlobalReadB WorkGroup WGM	ScheduleLocalWrite	SLW
StaggerUMapping StaggerUStride StoreCInUnroll StoreCInUnrollExact StoreCInUnrollExact StoreCInUnrollInterval StoreCInUnrollPostLoop StorePriorityOpt StoreRemapVectorWidth StoreSyncOpt StoreVectorWidth SuppressNoLoadLoop ThreadTile TransposeLDS UnrollIncIsDepthU UnrollMemFence Use64bShadowLimit UseInstOffsetForGRO VectorAtomicWidth VectorStore VectorWidth Vaw VectorStore VectorWidth Vaw VeseparateGlobalReadA WaveSeparateGlobalReadB WorkGroup WG WGM	SourceSwap	SS
StaggerUStride StoreCInUnroll StoreCInUnrollExact StoreCInUnrollExact StoreCInUnrollInterval StoreCInUnrollPostLoop StorePriorityOpt StoreRemapVectorWidth StoreSyncOpt StoreVectorWidth SuppressNoLoadLoop ThreadTile TransposeLDS UnrollIncIsDepthU UnrollMemFence Use64bShadowLimit UseInstOffsetForGRO UseSgprForGRO VectorAtomicWidth VectorStore VectorWidth Vw WavefrontSize WaveSeparateGlobalReadA WaveSeparateGlobalReadB WorkGroup WGM SCIUPL SCOUPL SCOUPL SCOUPL SCOUPL SCIUPL SCIUPL SCIUPL SCIUPL SCIUPL SCIUC SCIUPL SC		
StoreCInUnroll StoreCInUnrollExact StoreCInUnrollExact StoreCInUnrollInterval StoreCInUnrollPostLoop StorePriorityOpt StoreRemapVectorWidth StoreSyncOpt StoreVectorWidth SuppressNoLoadLoop ThreadTile TransposeLDS UnrollIncIsDepthU UnrollMemFence Use64bShadowLimit UseInstOffsetForGRO UseSgprForGRO VectorAtomicWidth VectorStore VectorWidth WavefrontSize WaveSeparateGlobalReadA WorkGroup WorkGroupMapping WGM SCIU SCIUE SCOUE	StaggerUMapping	SUM
StoreCInUnrollExact StoreCInUnrollInterval StoreCInUnrollInterval StoreCInUnrollPostLoop StorePriorityOpt StoreRemapVectorWidth StoreSyncOpt StoreVectorWidth SuppressNoLoadLoop ThreadTile TransposeLDS UnrollIncIsDepthU UnrollMemFence Use64bShadowLimit UseInstOffsetForGRO UseSgprForGRO VectorAtomicWidth VectorStore VectorWidth WavefrontSize WaveSeparateGlobalReadA WorkGroup Work Work Work WorkGroupMapping SCIUP SCIUP SCIUP SCIUP SCIUP SCIUP STAW SCIUP SCIUP SCIUP SCIUP STAW SROW SROW SROW SROW SROW SROW SROW SRO	StaggerUStride	SUS
StoreCInUnrollInterval StoreCInUnrollPostLoop StorePriorityOpt StoreRemapVectorWidth StoreSyncOpt StoreVectorWidth SuppressNoLoadLoop ThreadTile TransposeLDS UnrollIncIsDepthU UnrollMemFence Use64bShadowLimit UseInstOffsetForGRO UseSgprForGRO VectorAtomicWidth VectorStore VectorWidth WavefrontSize WaveSeparateGlobalReadA WorkGroup Work WorkGroupMapping SRUW SRVW SRVW SRVW SRVW SUP SRO SRO USH SRO UIDU UIIDU UIIDU UIIDU UIIDU UIOFGRO USFGRO USFGRO USFGRO VESTORE VS	StoreCInUnroll	SCIU
StoreCInUnrollPostLoop StorePriorityOpt StoreRemapVectorWidth StoreSyncOpt StoreVectorWidth SuppressNoLoadLoop ThreadTile TransposeLDS UnrollIncIsDepthU UnrollMemFence Use64bShadowLimit UseInstOffsetForGRO UseSgprForGRO VectorAtomicWidth VectorStore VectorWidth WavefrontSize WaveSeparateGlobalReadA WorkGroup WorkGroupMapping SRUW SRVW SRVW SRVW SRVW SVW SUPPORTOR SNLL TT TT TT TT UTT TT UTT UTT UTT UTT UT	StoreCInUnrollExact	SCIUE
StorePriorityOpt StoreRemapVectorWidth StoreSyncOpt StoreVectorWidth ThreadTile TransposeLDS TLDS UnrollIncIsDepthU UnrollMemFence UMF Use64bShadowLimit U64SL UseInstOffsetForGRO UseSgprForGRO UseSgprForGRO VectorAtomicWidth VectorStore VectorWidth VectorStore VectorWidth WavefrontSize WaveSeparateGlobalReadA WaveSeparateGlobalReadB WorkGroup WG WorkGroupMapping WGM		SCIUI
StoreRemapVectorWidth StoreSyncOpt StoreVectorWidth SuppressNoLoadLoop ThreadTile TransposeLDS UnrollIncIsDepthU UnrollMemFence Use64bShadowLimit UseInstOffsetForGRO UseSgprForGRO VectorAtomicWidth VectorStore VectorWidth WavefrontSize WaveSeparateGlobalReadA WaveSeparateGlobalReadB WorkGroup Work WorkGroupMapping SNLL TT TT TT TT TT UIIDU UIIDU UIIDU UIIDU UIIDU UIIDU UIOFGRO USFGRO USFGRO VO44SL UIOFGRO USFGRO VS VS VS VS VS VS VS WS		SCIUPL
StoreSyncOpt StoreVectorWidth SVW SuppressNoLoadLoop ThreadTile TransposeLDS UnrollIncIsDepthU UnrollMemFence Use64bShadowLimit UseInstOffsetForGRO UseSgprForGRO UseSgprForGRO VectorAtomicWidth VectorStore VectorWidth WavefrontSize WaveSeparateGlobalReadA WaveSeparateGlobalReadB WorkGroup Work WorkGroupMapping SNLL TT T		SPO
StoreVectorWidth SuppressNoLoadLoop SNLL ThreadTile TT TransposeLDS UnrollIncIsDepthU UnrollMemFence Use64bShadowLimit UseInstOffsetForGRO UseSgprForGRO UseSgprForGRO VectorAtomicWidth VectorStore VectorWidth WavefrontSize WaveSeparateGlobalReadA WaveSeparateGlobalReadB WorkGroup Work Work Work Work Work Work Work Work		SRVW
SuppressNoLoadLoop ThreadTile TransposeLDS UnrollIncIsDepthU UnrollMemFence Use64bShadowLimit UseInstOffsetForGRO UseSgprForGRO UseSgprForGRO VectorAtomicWidth VectorStore VectorWidth WavefrontSize WaveSeparateGlobalReadA WaveSeparateGlobalReadB WorkGroup Work Work Work Work Work Work Work Work	• •	SSO
ThreadTile TT TransposeLDS UnrollIncIsDepthU UIIDU UnrollMemFence UMF Use64bShadowLimit U64SL UseInstOffsetForGRO UIOFGRO UseSgprForGRO USFGRO VectorAtomicWidth VAW VectorStore VS VectorWidth VW WavefrontSize WS WaveSeparateGlobalReadA WSGRA WaveSeparateGlobalReadB WSGRB WorkGroup WG WGM	StoreVectorWidth	SVW
TransposeLDS UnrollIncIsDepthU UnrollMemFence Use64bShadowLimit UseInstOffsetForGRO UseSgprForGRO UseSgprForGRO VectorAtomicWidth VectorStore VectorWidth WavefrontSize WaveSeparateGlobalReadA WaveSeparateGlobalReadB WorkGroup WG WGM		
UnrollIncIsDepthU UIIDU UnrollMemFence UMF Use64bShadowLimit U64SL UseInstOffsetForGRO UIOFGRO UseSgprForGRO USFGRO VectorAtomicWidth VAW VectorStore VS VectorWidth VW WavefrontSize WS WaveSeparateGlobalReadA WSGRA WaveSeparateGlobalReadB WSGRB WorkGroup WG WorkGroupMapping WGM		
UnrollMemFence UMF Use64bShadowLimit U64SL UseInstOffsetForGRO UIOFGRO UseSgprForGRO USFGRO VectorAtomicWidth VAW VectorStore VS VectorWidth VW WavefrontSize WS WaveSeparateGlobalReadA WSGRA WaveSeparateGlobalReadB WSGRB WorkGroup WG WorkGroupMapping WGM		TLDS
Use64bShadowLimit UseInstOffsetForGRO UseSgprForGRO UseSgprForGRO VectorAtomicWidth VectorStore VectorWidth WavefrontSize WaveSeparateGlobalReadA WaveSeparateGlobalReadB WorkGroup WorkGroupMapping UIOFGRO USFGRO VS VS WS	-	UIIDU
UseInstOffsetForGRO UseSgprForGRO UseSgprForGRO VectorAtomicWidth VectorStore VectorWidth WavefrontSize WaveSeparateGlobalReadA WaveSeparateGlobalReadB WorkGroup WorkGroupMapping WIOFGRO USFGRO VSW WSFGRO VSW WSW WSGRA WSGRA WSGRA WSGRB WGGM		
UseSgprForGRO USFGRO VectorAtomicWidth VAW VectorStore VS VectorWidth VW WavefrontSize WS WaveSeparateGlobalReadA WSGRA WaveSeparateGlobalReadB WSGRB WorkGroup WG WorkGroupMapping WGM		U64SL
VectorAtomicWidth VAW VectorStore VS VectorWidth VW WavefrontSize WaveSeparateGlobalReadA WaveSeparateGlobalReadB WorkGroup WorkGroupMapping WAW VAW VAW VAW VS WS		
VectorStore VS VectorWidth VW WavefrontSize WS WaveSeparateGlobalReadA WSGRA WaveSeparateGlobalReadB WSGRB WorkGroup WG WorkGroupMapping WGM		USFGRO
VectorWidth VW WavefrontSize WS WaveSeparateGlobalReadA WSGRA WaveSeparateGlobalReadB WSGRB WorkGroup WG WorkGroupMapping WGM	VectorAtomicWidth	VAW
WavefrontSize WS WaveSeparateGlobalReadA WSGRA WaveSeparateGlobalReadB WSGRB WorkGroup WG WorkGroupMapping WGM		
WaveSeparateGlobalReadA WSGRA WaveSeparateGlobalReadB WSGRB WorkGroup WG WorkGroupMapping WGM	VectorWidth	VW
WaveSeparateGlobalReadB WSGRB WorkGroup WG WorkGroupMapping WGM		
WorkGroup WG WorkGroupMapping WGM		
WorkGroupMapping WGM		
		WG
WorkGroupMappingType WGMT		
	WorkGroupMappingType	WGMT

D Library Logic Specifications

The following is a full list of platform targets that can be used for the library logic generation in Tensile.

```
ScheduleName: "vega20"
   DeviceNames: ["Device 66a0", "Device 66a1", "Device 66a7", "Device 66af", "Vega
   ArchitectureName: "qfx906"
   ScheduleName: "vega10"
   DeviceNames: ["Device 6863", "Device 6862", "Device 687f", "Device 6860", "Device
   → 6861", "Vega 10 XTX [Radeon Vega Frontier Edition]", "Vega [Radeon RX Vega]",
   "Vega 10 XT [Radeon RX Vega 64]", "Vega", "Device 6864", "Device 686c", "Vega 10
    → [Radeon Instinct MI25 MxGPU]"]
   ArchitectureName: "gfx900"
10
   ScheduleName: "mi25"
11
   DeviceNames: ["Device 6860"]
12
   ArchitectureName: "gfx900"
   ScheduleName: "r9nano"
15
   DeviceNames: ["Device 7300"]
16
   ArchitectureName: "gfx803"
17
18
   ScheduleName: "hip"
19
   DeviceNames: ["Device 0000"]
20
   ArchitectureName: "fallback"
21
```