# ECT 203 – Logic Circuit Design Course Project

Name : Amalkrishnan P

Register number : TVE22AE012

Class Roll number: 12

# 1. BCD Adder

• Realisation of One Bit Parallel Adder

```
Digital > fulladder > V fulladder.v
      // Full Adder (one bit parallel adder)
  2
   3
       module fulladder(
  4
        input a, b, c in,
  5
        output reg sum,
   6
        output reg c_out
   7
       );
  8
  9
       always @(*)
 10
       begin
 11
 12
           sum = ((a) ^
                                       ^ (c in));
                                (b)
 13
           c_{out} = ((a\&b) \mid (b\&c_{in}) \mid (c_{in\&a}));
 14
 15
       end
 16
       endmodule
 17
```

Design of one bit parallel adder

```
Digital > fulladder > V fulladder_tb.v
   1
      // Test bench for full adder
   2
   3
      module full adder tb;
   4
      // Testbench Variable declaration
   5
      reg
               a;
   6
      reg
               b;
   7
              c in;
      reg
   8
      wire
               sum;
  9
      wire c out;
 10
      integer i;
 11
 12
      // Instantiating and connecting to testbench variables
 13
      fulladder uut(
 14
           .a
                   ( a
                                 ),
 15
           .b
                   ( b
                                 ),
 16
           .c in
                   ( c in
                                 ),
 17
           .sum
                   ( sum
           .c_out ( c out
 18
                                 )
 19
       );
 20
 21
      initial begin
 22
           a = 0; b = 0; c in = 0;
 23
 24
           $monitor("A=%b B=%b Sum=%b Cout=%b",a,b,sum,c out);
 25
           // Providing stimulus to test the design
           for( i = 0; i < 4; i = i + 1 )
 26
 27
               begin
 28
                    #10
 29
                    \{a,b\} = i; // giving two bits as inputs
 30
               end
 31
      end
 32
      endmodule
```

```
amal Aspire-A715-42G ../Digital/fulladder vvp fulladder

A=0 B=0 Sum=0 Cout=0

A=0 B=1 Sum=1 Cout=0

A=1 B=0 Sum=1 Cout=0

A=1 B=1 Sum=0 Cout=1
```

Test of one bit parallel adder

#### • Realisation of 4 Bit Parallel Adder

```
Digital > fulladder > V 4bitadder.v
      // Full Adder (Using four one bit parallel adders)
  1
  2
  3
      module adder(
  4
  5
        input
                       [3:0] a,
  6
        input
                       [3:0] b,
        input
                       c in0 ,
  8
        output
                       [3:0] s,
  9
        output
                       c out0,
 10
        output
                       [5:0] w
 11
      );
 12
 13
              [3:0] a ;
      wire
 14
              [3:0] b;
      wire
 15
              c_in0
      wire
 16
              [3:0] s ;
      wire
 17
              c_out0
      wire
 18
              [5:0] w;
      wire
 19
 20
 21
      fulladder s0(.a(a[0]), .b(b[0]), .c in(c in0), .sum(s[0]), .c out(w[0]));
 22
      fulladder s2( .a(a[1]) , .b(b[1]), .c_in(w[1] ), .sum(s[1]), .c_out(w[2]) );
 23
      fulladder s3(.a(a[2]), .b(b[2]), .c_in(w[3]), .sum(s[2]), .c_out(w[4]));
 24
      fulladder s4(.a(a[3]), .b(b[3]), .c in(w[5]), .sum(s[3]), .c out(c out0));
 25
 26
 27
      assign
              w[1] = w[0];
 28
               w[3] = w[2];
      assign
 29
      assign
              w[5] = w[4];
 31
      endmodule
 32
      module fulladder(
       input a, b, c_in,
 33
 34
       output sum, c out
 35
      );
 36
 37
                sum = ((a) ^ (b)
                                        ^ (c in) );
      assign
 38
                c_{out} = ((a\&b) \mid (b\&c_{in}) \mid (c_{in}\&a));
      assign
 39
 40
      endmodule
```

Design of 4 bit parallel adder

```
Digital > fulladder > V 4bit_tb.v
  1 // Test bench for full adder
     module adder_tb;
      // Testbench Variable declaration
      reg
             [3:0]a ;
               [3:0]b ;
      reg
              c in
      reg
            [3:0]sum;
      wire
  9
      wire
 10
 11
 12
      // Instantiating and connecting to testbench variables
 13
      adder uut(
 14
          .a
                       ( a
                                   ),
 15
          .b
                      ( b
                                   ),
 16
          .c_in0
                     ( c_in
                                   ),
         . 5
 17
                      ( sum
                                   ),
          .c_out0
 18
                    ( c_out
                                   )
 19
     );
 21
      initial begin
 23
          $monitor("A=%b B=%b Sum=%b Cout=%b",a,b,sum,c_out);
 24
          a = 4'd0; b = 4'd0; c_in = 0;#10
a = 4'd1; b = 4'd2; c_in = 0;#10
a = 4'd1; b = 4'd3; c_in = 0;#10
 25
 26
 27
          a = 4'd1;
 28
          a = 4'd1;
                        b = 4'd4; c_in = 0;#10
                                      c_in = 0;#10
                       b = 4'd1;
b = 4'd15;
 29
          a = 4'd1;
          a = 4'd15;
                                       c_{in} = 0;
 30
 31
           $monitor("A=%b B=%b Sum=%b Cout=%b",a,b,sum,c_out);
 32
 33
      end
 34
     endmodule
```

Testbench of 4 bit parallel adder

```
amal Aspire-A715-42G ../Digital/fulladder vvp 4bitadder

A=0000 B=0000 Sum=0000 Cout=0

A=0001 B=0010 Sum=0011 Cout=0

A=0001 B=0100 Sum=0101 Cout=0

A=0001 B=0100 Sum=0101 Cout=0

A=0001 B=0001 Sum=0010 Cout=0

A=1111 B=1111 Sum=1110 Cout=1
```

Test of 4 bit parallel adder

```
• Realisation of BCD Adder
 Digital > fulladder > V 4bcd
    1
        module bcd(
    2
        input
                    [3:0]a
        input
                    [3:0]b
    5
        input
                    c in
    6
        output
                    c_out
    7
        output
                    [3:0]s
    8
    9
        );
       wire
                [3:0]a
   12
       wire
                [3:0]b
   13
       wire
                c_in
   14
       wire
                c out
   15
                [3:0]s
       wire
   16
       wire
               [3:0]ws
   17
       wire
                WC
   18
              [3:0]wa
       wire
   19
       wire
               cin
        wire
              wor1,wor2,wor3,wor4;
   22
        adder a1( .a(a) , .b(b ), .c_in0(c_in), .s(ws), .c_out0(wc ));
   23
        adder\ a2( \quad .a(wa)\ ,\ .b(ws)\ ,\ .c_in0(cin\ ),\ .s(s\ )\ ,\ .c_out0(c_out)\ );
   24
       assign worl
                              WC
   26
       assign wor2
                              ws[3] & ws[2]
   27
        assign wor3
                              ws[3] & ws[1]
   28
                              wor1 | wor2 |
        assign wor4
                                             wor3;
        assign wa[2]
                              wor4
        assign wa[1]
                              wor4
   31
       assign wa[0]
        assign wa[3]
        assign cin
   34
        assign c in
        endmodule
 Digital > fulladder > ▼ 4bcd.v
   37
        module adder(
        input
                         [3:0] a
        input
                         [3:0] b
   40
        input
                         c in0
   41
        output
                        [3:0] s
   42
        output
                         c_out0
   43
   44
        );
   45
   46
        wire
                             [3:0] a
   47
       wire
                             [3:0] b
   48
        wire
                             c in0
   49
                             [3:0] s
       wire
       wire
                             c out0
                             [5:0] w
   52
   53
        full\_adder \ s1( \ .a(a[0]) \ , \ .b(b[0]) \ , \ .c\_in( \ c\_in0)
                                                                  , .sum(s[0])
                                                                                   , .c_out(w[0])
        full_adder s2(
   54
                                                                  , .sum(s[1])
                                                                                   , .c_out(w[2])
                        .a(a[1])
                                   , .b(b[1])
                                               , .c_in( w[1] )
                                                                                                         );
   55
        full\_adder \ s3( \ .a(a[2]) \ , \ .b(b[2]) \ , \ .c\_in(\ w[3] \ )
                                                                  , .sum(s[2])
                                                                                   , .c_out(w[4])
                                                                                                         );
        full_adder s4( .a(a[3]) , .b(b[3]) , .c_in( w[5] )
                                                                  , .sum(s[3])
                                                                                    , .c_out(c_out0)
   57
   58
        assign w[1] = w[0];
   59
        assign w[3] = w[2];
   60
        assign w[5] = w[4];
   61
        endmodule
   62
   63
        module full adder (
   64
   65
        input a,b,c_in,
   66
        output sum,c_out
   67
        );
        assign sum = ((a) ^ (b) ^ (c_in));
   69
   70
        assign c_{out} = (a \& b) | (b \& c_{in}) | (c_{in} \& a) ;
   71
        endmodule
```

```
Digital > fulladder > V 4bcd_tb.v
  1
      module bcd tb;
  3
                [3:0]a
  4
       reg
                [3:0]b
       reg
                c in
  6
      wire
               [3:0]sum
  7
      wire
                c_out
  8
  9
       bcd
                uut(
                .a
                                 a
 11
                .b
                                 b
                .c in
                                 c in
 13
                                 sum
 14
                .c out
                                 c_out
 16
           );
 18
       initial begin
       $dumpfile("dp.vcd");$dumpvars;
 20
       $monitor("a = %b
                            b = b
                                      sum =%b
                                                   cout=%b",a,b,sum,c out);
      a = 4'd1; b = 4'd1; c_in = 0;#10 // 1 + 1 = 2
                  b = 4'd1; c_in = 0;#10
b = 4'd2; c_in = 0;
      a = 4'd9;
      a = 4'd9;
 24
 25
      end
       endmodule
```

Testbench of BCD adder

```
Aspire-A715-42G
                              /Digital/fulladder
                                                    vvp 4bcd
amal
= 0001
                b = 0001
                                                    cout=0
                                  sum = 0010
= 1001
                b = 0001
                                  sum = 0000
                                                    cout=1
  1001
                b = 0010
                                  sum = 0001
                                                    cout=1
```

Test of BCD adder



Waveform of BCD adder

- Implemented a one bit parallel adder in verilog.
- Cascaded 4 such one bit parallel adders to create a 4 bit parallel adder. When bits are added one after the other to obtain the appropriate total (a1 plus b1 to get the corresponding sum (s1) and carry (cout1), this is known as cascading working. The first bit's carry (c) is treated as zero. The previous carryout (which we acquired during the previous addition of 2 bits) is now provided as the third input for the addition of the following 2 bits. In other words, we add a2, b2, and cout1 to yield s2 and cout 2.
- Then using 2 4 bit parallel adders BCD Adder was implemented. This kind of adder adds two BCD numbers together. The Bcd sum is the resulting sum if the total exceeds nine. Six is added to the total along with any carry, if any. When the total is less than nine, binary addition is done normally.

2 Realisation of BCD Subtractor

```
Digital > bcd_subtractor > \begin{vmatrix} subtractor.vmm\rm vmm\rm subtractor.vmm\rm vmm\rm 
               module subtractor(
      3
                                       [3:0]a
               input
      4
               input
                                       [3:0]b
      5
               output
                                        [3:0]s
                                     sign
      6
              output
              output
                                     c_out
      8
      9
            );
     10
     11
             wire
                               [3:0]a
     12 wire
                               [3:0]b
     13 wire
                           [3:0]bwire
    14 wire
                           c out
                             [3:0]s
     15
              wire
     16
              wire
                               [3:0]wa
     17
              wire
                               onewire
    18 wire
                               [3:0]ws1
     19 wire [3:0]ws2
    20 wire twowire
              wire
                               wc1,wc2
               wire
                               sign
     23
     24 adder al( .a(a), .b(bwire), .c_in0(onewire),
                                                                                                                             .s(ws1), .c_out0(wc1)
     25
               adder a2( .a(wa), .b(ws2), .c_in0(wc2),
                                                                                                                            .s(s) , .c_out0(c_out) );
     26
              comparator c1( .a(a), .b(b), .lt(sign));
     27
     28
              assign onewire = 1'd1;
    29
     30 assign bwire[3] = (b[3]) ^ (onewire);
              assign bwire[2] = (b[2]) ^ (onewire);
     31
               assign bwire[1] = (b[1]) ^ (onewire);
     32
     33
               assign bwire[0] = (b[0]) ^ (onewire);
     34
    35
              assign wc2
                                               = \sim (wc1);
    36
               assign ws2[3] = (ws1[3]) ^ (wc2) ;
    37
              assign ws2[2] = (ws1[2]) ^ (wc2) ;
     38
               assign ws2[1] = (ws1[1]) ^ (wc2);
     39
                                             = (ws1[0]) ^ (wc2) ;
    40
               assign ws2[0]
                                                = 4'd0;
    41
              assign wa
    42
               endmodule
    43
    44
               module adder(
    45
    46
                       input
                                                          [3:0] a
    47
                       input
                                                         [3:0] b
    48
                       input
                                                        c in0
    49
                                                        [3:0] s
                       output
    50
                      output
                                                         c out0
     51
    52
              );
    53
     54 wire
                                                         [3:01 a
    55 wire
                                                         [3:0] b
    56
            wire
                                                         c_in0
    57
              wire
                                                         [3:0] s
                                                         c_out0
    58
              wire
    59
                                                          [5:0] w
               wire
    60
    61
               full\_adder s1( .a(a[0]) , .b(b[0]) , .c\_in( c\_in0) , .sum(s[0])
                                                                                                                                                                         , .c_out(w[0])
                                                                                                                                                                                                                      );
              , .c_out(w[2])
    62
                                                                                                                                                                                                                      );
                                                                                                                                                                          , .c_out(w[4])
    63
                                                                                                                                                                                                                      );
    64
               full adder s4(.a(a[3]), .b(b[3]), .c in(w[5]), .sum(s[3])
                                                                                                                                                                          , .c out(c out0)
    65
    66
              assign w[1] = w[0];
    67
               assign w[3] = w[2];
    68
               assign w[5] = w[4];
    69
               endmodule
70
```

```
71 module full_adder (
72
73
        input a,b,c_in,
74
        output sum,c_out
75
76
77
    assign sum = ((a) ^ (b) ^ (c in));
    assign c_{out} = (a \& b) | (b \& c_{in}) | (c_{in} \& a) ;
78
79
     endmodule
80
81
     module comparator(
82
     input [3:0] a,b,
83
    output reg lt
84
85
86
    always @(*)
87
     begin
88
     if (a<b)
89
       begin
90
        lt = 1'b1;
91
        end
92
     else
93
      begin
   lt = 1'b0;
end
94
95
96
97
    endmodule
```

#### Design of BCD Subtractor

```
Digital > bcd_subtractor > V subtractor_tb.v
 1 module subtractor_tb;
           [3:0]a
  3
     reg
                               ;
          [3:0]b
[3:0]s
  4
     reg
  5 wire
                               ;
  6 wire c_out
7 wire sign
                              ;
  8
  9
     subtractor
                   uut(
 10
                     (
     .a
                           а
           .b
.s
                           b
                       (
                                  ),
 12
                           S
                                  ),
           .c_out ( c_out .sign ( sign
 13
                                  ),
 14
                                  )
 15
 16
       );
 17
 18
     initial begin
 19
     $dumpfile("dp.vcd");$dumpvars;
     20
     a = 4'd9; b = 4'd9; #10
a = 4'd1; b = 4'd9; #10
a = 4'd9; b = 4'd1;
 23
 24
 25
     end
 26
 27
     endmodule
```


#### Testbench of BCD Subtractor

#### Test of BCD Subtractor



- •Implemented a BCD Subtractor using 2 one bit parallel adders in verilog.Here, 2's complement subtraction is carried out when the mode is specified.The second number (b) is sent through a xor gate with cin' when Cin=1, which aids in determining the complement of the second number.
- •Added a comparator to show the sign when a is less than b.

3.Logic Implementation with Multiplexer




Design, Testbench, Test and Waveforms of 8: 1 multiplexer

```
1 //design
  1 module mux_tb1();
         reg A, B, C, d0, d1, d2, d3, d4, d5, d6, d7;
                                                                                                        module mux_8to1(
         wire Y;
                                                                                                          input A, B, C, d0, d1, d2, d3, d4, d5, d6, d7,
         integer i;
                                                                                                         output Y);
                                                                                                         output Y);
wire y1, y2, y3, y4, y5, y6, y7, y8;
and(y1,~A,~B,~C,d0);
and(y2,~A,~B,~C,d1);
and(y3,~A,B,~C,d2);
and(y4,~A,B,C,d3);
         mux_8to1 dut(A,B,C,d0,d1,d2,d3,d4,d5,d6,d7,Y);
   5
         initial begin
   6
           $dumpfile("dump.vcd");
   8
           $dumpvars;
           #100 $finish;
   10
         end
                                                                                                   10
                                                                                                          and (y5, A, ~B, ~C, d4);
         initial begin
                                                                                                          and (y6, A, ~B, C, d5);
   11
           A=0;B=0;C=0;
                                                                                                          and(y7, A, B, ~C, d6);
   12
                                                                                                   12
           d0=0;d1=1;d2=0;d3=1;d4=0;d5=0;d6=0;d7=1;
$monitor("A=%0b B=%0b C=%0b Y=%0b",A,B,C,Y);
                                                                                                         and(y8,A,B,C,d7);
or(Y,y1,y2,y3,y4,y5,y6,y7,y8);
                                                                                                   13
   13
   14
                                                                                                   14
           for(i=0;i<8;i=i+1)
   15
                                                                                                   15 endmodule
           begin
   16
                                                                                                   16
   17
              {A,B,C}=i;
   18
              #10;
   19
          end
         end
   20

    Log

              Share
 [2023-12-19 11:25:35 UTC] iverilog '-Wall' design.sv testbench.sv && unbuffer vvp a.out
 VCD info: dumpfile dump.vcd opened for output.
 A=0 B=0 C=0 Y=0
 A=0 B=0 C=1 Y=1
 A=0 B=1 C=0 Y=0
 A=0 B=1 C=1 Y=1
 A=1 B=0 C=0 Y=0
 A=1 B=0 C=1 Y=0
 A=1 B=1 C=0 Y=0
 A=1 B=1 C=1 Y=1
 Done
d0
d1
d2
d3
d4
d5
d6
d7
```

Design, Testbench, Test and Waveforms



Design, Testbench, Test and Waveforms

- •Implemented a 8:1 multiplexer using gates. An 8:1 multiplexer is a type of data selector that comprises one output line, three select lines, and eight input lines. Here, we assess two provided SOP expressions using the 8:1 mux module as a subcircuit.
- •Used the above circuit to create a subcircuit and implemented the logic functions.

4. BCD to seven segment decoder

```
nodule seven_seg_disp(
       input A,B,C,D,
 3
       output a,b,c,d,e,f,g);
       and(notbd,~B,~D);
 4
 5
       and(bd,B,D);
       and(notcd,~C,~D);
 6
       and(cd,C,D);
       and(bnotc,~B,C);
 8
       and (bcnotd, B, ~C, D);
 9
       and(cdnot,C,~D);
11
       and(bcnot,B,~C);
       and (bdnot, B, ~D);
       or(a, notbd, C, bd, A);
13
14
       or(b,~B,notcd,cd);
15
       or(c,~C,D,B);
16
       or(d, notbd, bnotc, bcnotd, cdnot, A);
       or(e,notbd,cdnot);
17
18
       or(f, notcd, bcnot, bdnot, A);
       or(g,bnotc,bcnot,A,bdnot);
19
     endmodule
20
```


#### Design of BCD to seven segment decoder

```
module decode_tb;
2
      reg A,B,C,D;
       wire a,b,c,d,e,f,g;
3
      integer i;
4
      seven_seg_disp dut(A,B,C,D,a,b,c,d,e,f,g);
5
6
      initial begin
7
         $dumpfile("dump.vcd");
                                    //waveform
8
         $dumpvars;
         #100 $finish;
9
10
       end
      initial begin
11
         A=0; B=0; C=0; D=0;
         $monitor("%0b%0b%0b%0b a=%0b b=%0b c=%0b d=%0b e=%0b f=%0b g=%0b",A,B,C,D,a,b,c,d,e,f,g);
         for(i=0;i<10;i=i+1)
14
15
           begin
16
             {A,B,C,D}=i;
17
             #10;
18
           end
19
       end
     endmodule
20
```

#### Testbench of BCD to seven segment decoder


```
VCD info: dumpfile dump.vcd opened for output.
0000 a=1 b=1 c=1 d=1 e=1 f=1 g=0
0001 a=0 b=1 c=1 d=0 e=0 f=0 g=0
         b=1 c=0 d=1 e=1 f=0 g=1
0010 a=1
0011 a=1
         b=1 c=1 d=1
                     e=0
                         f=0
                             g=1
0100 a=0
         b=1 c=1 d=0
                     e=0
                         f=1
                             g=1
0101 a=1 b=0 c=1 d=1 e=0
                             g=1
                         f=1
                             g=1
0110 a=1 b=0 c=1 d=1 e=1 f=1
0111 a=1 b=1 c=1 d=0 e=0
                         f=0
                             g=0
1000 a=1 b=1 c=1 d=1 e=1 f=1 g=1
1001 a=1 b=1 c=1 d=1 e=0 f=1 g=1
```

Test of BCD to seven segment decoder




- Implemented a 4 BCD to seven segment decoder .
- •The inputs (A, B, C, and D) is received by the seven-segment decoder, which has four input lines and seven output lines (a, b, c, d, e, f, and g). A seven-segment LED display receives the output and, based on the inputs, displays the decimal number.


# 3. Implementing functionality of MOD 2, MOD 5, MOD 8, MOD 10 and MOD 40 Ripple counters




Design, Testbench, Test and Waveforms




Design, Testbench, Test and Waveforms



Design, Testbench, Test and Waveforms



Design, Testbench, Test and Waveforms



Design, Testbench, Test and Waveforms


- •Implemented functionality of Ripple counters by understanding the state and timing diagrams.
- •A n-bit ripple counter can count up to  $(2^n)$  states.
- •It is also known as MOD n counter. It is known as ripple counter because of the way the clock pulse ripples its way through the flip-flops. Asynchronous counters are also called ripple-counters because of the way the clock pulse ripples its way through the flip-flops

```
6 Realisation of 4 Bit counter
    1
         module counter4bit(
     2
     3
         input
                  clk ,r
     4
         output [3:0]Q_OUT
     5
     6
         );
     8
         wire clk
         wire j3,j2,j1,j0 ;
     9
    10
         wire [3:0]Q_OUT
    11
         wire r
                     , у
    12
    13
         jk_flipflop a0(.j(j0), .k(j0), .clk(clk), .reset(r), .Q(Q_OUT[0]), .Q_bar(y)
         jk_flipflop al( .j(j1), .k(j1), .clk(clk), .reset(r), .Q(Q_OUT[1]) , .Q_bar(y)
jk_flipflop a2( .j(j2), .k(j2), .clk(clk), .reset(r), .Q(Q_OUT[2]) , .Q_bar(y)
jk_flipflop a3( .j(j3), .k(j3), .clk(clk), .reset(r), .Q(Q_OUT[3]) , .Q_bar(y)
    14
                                                                                                               );
    15
                                                                                                               );
    16
                                                                                                               );
    17
    18
         assign
                      i0 = 1
                      j1 = Q_0UT[0]
    19
         assign
    20
                      j2 = Q_0UT[0] \& Q_0UT[1]
         assign
    21
         assign
                      j3 = Q OUT[2] \& Q OUT[1] \& Q OUT[0]
    22
         endmodule
    23
    24
    25
         module jk_flipflop(
    26
         input j,k,clk,reset,
    27
         output Q,Q_bar
    28
         );
    29
         wire
                        i
    30
         wire
                        k
    31
                        clk
         wire
         wire
                        reset
    33
         reg
                        Q;
    34
         reg
                         Q_bar;
    35
  Digital > jk > V jk.v
              always@(posedge clk)
                     begin
    38
    39
                        if({reset})
   40
                        {Q,Q_bar}<={1'b0,1'b1};
   41
   42
                        else
   43
                             begin
   44
                             case({j,k})
   45
                             2'b00:{Q,Q_bar}<={Q,Q_bar};</pre>
                            2'b01:{0,Q_bar}<={1'b0,1'b1};
   46
   47
                            2'b10:{Q,Q_bar}<={1'b1,1'b0};
   48
                            2'b11:{Q,Q_bar}<={~Q,Q};</pre>
   49
                            default:begin end
    50
                             endcase
    51
                             end
    52
                   end
   53
         endmodule
   54
```

Design of 4 Bit counter

```
Digital > jk > ▼ jktb.v
      // Test bench
  1
      module counter4bittb;
  4
      reg clk,rst;
  5
      wire [3:0]Q_OUT;
  6
  7
         counter4bit uut(
  8
  9
                             .clk
                                          clk
 10
                            .Q OUT
                                          Q OUT
                                     (
 11
                                          rst
 12
 13
 14
         initial begin
 15
        clk=0;
         forever #5 clk=~clk;
 16
 17
         end
 18
 19
         initial
 20
          begin
           $monitor("Q = %b ",Q_OUT);
 21
           $dumpfile("dp.vcd");$dumpvars;
 23
            rst=1;#10
 24
            rst=0;#160
 25
 26
            $finish;
 27
           end
 28
      endmodule
```

Testbench of 4 Bit counter



Test of 4 Bit counter



Waveform of of 4 Bit counter

- •Implemented a 4 Bit counter( mod 16 ) using 4 jk flip flops.
- •Design was obtained by drawing the state diagram, filling the table, drawing Karnaugh map for each FF input in terms of flip-flop output and then the design was carefully implemented in verilog.