

ECT 203 – Logic Circuit Design

Course Project

Name : Amalkrishnan P

Register number : TVE22AE012

Class Roll number : 12

1. BCD Adder

- Realisation of One Bit Parallel Adder

```
Digital > fulladder > V fulladder.v
1  // Full Adder (one bit parallel adder)
2
3  module fulladder(
4      input a, b, c_in,
5      output reg sum,
6      output reg c_out
7  );
8
9  always @(*)
10 begin
11
12     sum  = ((a) ^ (b) ^ (c_in));
13     c_out = ((a&b) | (b&c_in) | (c_in&a));
14
15 end
16 endmodule
17
```

Design of one bit parallel adder

```
Digital > fulladder > V fulladder_tb.v
1  // Test bench for full adder
2
3  module full_adder_tb;
4  // Testbench Variable declaration
5  reg      a;
6  reg      b;
7  reg      c_in;
8  wire     sum;
9  wire     c_out;
10 integer i;
11
12 // Instantiating and connecting to testbench variables
13 fulladder uut(
14     .a      ( a      ),
15     .b      ( b      ),
16     .c_in   ( c_in   ),
17     .sum    ( sum    ),
18     .c_out  ( c_out  )
19 );
20
21 initial begin
22
23     a = 0; b = 0; c_in = 0;
24     $monitor("A=%b B=%b Sum=%b Cout=%b",a,b,sum,c_out);
25     // Providing stimulus to test the design
26     for( i = 0; i < 4; i = i + 1 )
27     begin
28         #10
29         {a,b} = i; // giving two bits as inputs
30     end
31 end
32 endmodule
```

Testbench of one bit parallel adder

```
amal ▶ Aspire-A715-42G ▶ ../Digital/fulladder ▶ vvp fulladder
A=0 B=0 Sum=0 Cout=0
A=0 B=1 Sum=1 Cout=0
A=1 B=0 Sum=1 Cout=0
A=1 B=1 Sum=0 Cout=1
```

Test of one bit parallel adder

● Realisation of 4 Bit Parallel Adder

```
Digital > fulladder > 4bitadder.v
1 // Full Adder (Using four one bit parallel adders)
2
3 module adder(
4
5     input        [3:0] a,
6     input        [3:0] b,
7     input        c_in0 ,
8     output       [3:0] s,
9     output       c_out0 ,
10    output       [5:0] w
11 );
12
13 wire    [3:0] a ;
14 wire    [3:0] b ;
15 wire    c_in0 ;
16 wire    [3:0] s ;
17 wire    c_out0 ;
18 wire    [5:0] w ;
19
20
21 fulladder s0( .a(a[0]) , .b(b[0]), .c_in(c_in0), .sum(s[0]), .c_out(w[0]) );
22 fulladder s2( .a(a[1]) , .b(b[1]), .c_in(w[1]) , .sum(s[1]), .c_out(w[2]) );
23 fulladder s3( .a(a[2]) , .b(b[2]), .c_in(w[3]) , .sum(s[2]), .c_out(w[4]) );
24 fulladder s4( .a(a[3]) , .b(b[3]), .c_in(w[5]) , .sum(s[3]), .c_out(c_out0));
25
26
27 assign    w[1] = w[0];
28 assign    w[3] = w[2];
29 assign    w[5] = w[4];
30
31 endmodule
32 module fulladder(
33     input a, b, c_in,
34     output sum, c_out
35 );
36
37 assign    sum    = ((a) ^ (b) ^ (c_in) );
38 assign    c_out  = ((a&b) | (b&c_in) | (c_in&a));
39
40 endmodule
```


Design of 4 bit parallel adder

```

Digital > fulladder > V 4bit_tb.v
1 // Test bench for full adder
2
3 module adder_tb;
4 // Testbench Variable declaration
5 reg [3:0] a ;
6 reg [3:0] b ;
7 reg c_in ;
8 wire [3:0] sum;
9 wire c_out ;
10
11
12 // Instantiating and connecting to testbench variables
13 adder uut(
14     .a ( a ),
15     .b ( b ),
16     .c_in0 ( c_in ),
17     .s ( sum ),
18     .c_out0 ( c_out )
19 );
20
21 initial begin
22
23     $monitor("A=%b B=%b Sum=%b Cout=%b",a,b,sum,c_out);
24
25     a = 4'd0; b = 4'd0; c_in = 0;#10
26     a = 4'd1; b = 4'd2; c_in = 0;#10
27     a = 4'd1; b = 4'd3; c_in = 0;#10
28     a = 4'd1; b = 4'd4; c_in = 0;#10
29     a = 4'd1; b = 4'd1; c_in = 0;#10
30     a = 4'd15; b = 4'd15; c_in = 0;
31     $monitor("A=%b B=%b Sum=%b Cout=%b",a,b,sum,c_out);
32
33 end
34 endmodule

```

Testbench of 4 bit parallel adder



```

amal Aspire-A715-42G ./Digital/fulladder vvp 4bitadder
A=0000 B=0000 Sum=0000 Cout=0
A=0001 B=0010 Sum=0011 Cout=0
A=0001 B=0011 Sum=0100 Cout=0
A=0001 B=0100 Sum=0101 Cout=0
A=0001 B=0001 Sum=0010 Cout=0
A=1111 B=1111 Sum=1110 Cout=1

```

Test of 4 bit parallel adder

● Realisation of BCD Adder

Digital > Fulladder > 4bcd.v

```

1  module bcd(
2
3  input    [3:0]a      ,
4  input    [3:0]b      ,
5  input    c_in        ,
6  output   c_out       ,
7  output   [3:0]s
8
9  );
10
11 wire    [3:0]a        ;
12 wire    [3:0]b        ;
13 wire    c_in          ;
14 wire    c_out         ;
15 wire    [3:0]s        ;
16 wire    [3:0]ws       ;
17 wire    wc            ;
18 wire    [3:0]wa       ;
19 wire    cin           ;
20 wire    wor1,wor2,wor3,wor4;
21
22 adder a1( .a(a) , .b(b) , .c_in0(c_in), .s(ws), .c_out0(wc) );
23 adder a2( .a(wa) , .b(ws) , .c_in0(cin) , .s(s) , .c_out0(c_out) );
24
25 assign wor1    =    wc            ;
26 assign wor2    =    ws[3] & ws[2] ;
27 assign wor3    =    ws[3] & ws[1] ;
28 assign wor4    =    wor1 | wor2 | wor3;
29 assign wa[2]   =    wor4          ;
30 assign wa[1]   =    wor4          ;
31 assign wa[0]   =    0              ;
32 assign wa[3]   =    0              ;
33 assign cin     =    0              ;
34 assign c_in    =    0              ;
35 endmodule

```

Digital > Fulladder > 4bcd.v

```

37 module adder(
38 input    [3:0] a      ,
39 input    [3:0] b      ,
40 input    c_in0        ,
41 output   [3:0] s      ,
42 output   c_out0
43
44 );
45
46 wire    [3:0] a        ;
47 wire    [3:0] b        ;
48 wire    c_in0          ;
49 wire    [3:0] s        ;
50 wire    c_out0         ;
51 wire    [5:0] w        ;
52
53 full_adder s1( .a(a[0]) , .b(b[0]) , .c_in( c_in0) , .sum(s[0]) , .c_out(w[0]) );
54 full_adder s2( .a(a[1]) , .b(b[1]) , .c_in( w[1] ) , .sum(s[1]) , .c_out(w[2]) );
55 full_adder s3( .a(a[2]) , .b(b[2]) , .c_in( w[3] ) , .sum(s[2]) , .c_out(w[4]) );
56 full_adder s4( .a(a[3]) , .b(b[3]) , .c_in( w[5] ) , .sum(s[3]) , .c_out(c_out0) );
57
58 assign w[1] = w[0] ;
59 assign w[3] = w[2] ;
60 assign w[5] = w[4] ;
61 endmodule
62
63 module full_adder (
64
65 input a,b,c_in,
66 output sum,c_out
67 );
68
69 assign sum = ((a) ^ (b) ^ (c_in));
70 assign c_out = (a & b) | (b & c_in) | (c_in & a) ;
71 endmodule

```

```

Digital > fulladder > 4bcd_tb.v
1  module bcd_tb;
2
3  reg    [3:0]a          ;
4  reg    [3:0]b          ;
5  reg    c_in            ;
6  wire   [3:0]sum        ;
7  wire   c_out           ;
8
9  bcd    uut(
10      .a          ( a          ),
11      .b          ( b          ),
12      .c_in       ( c_in       ),
13      .s          ( sum        ),
14      .c_out      ( c_out      )
15  );
16
17
18  initial begin
19      $dumpfile("dp.vcd");$dumpvars;
20      $monitor("a = %b    b = %b    sum =%b    cout=%b",a,b,sum,c_out);
21
22      a = 4'd1;  b = 4'd1  ;  c_in = 0;#10 // 1 + 1 = 2
23      a = 4'd9;  b = 4'd1  ;  c_in = 0;#10 // 9 + 1 = 10
24      a = 4'd9;  b = 4'd2  ;  c_in = 0;    // 9 + 2 = 11
25  end
26  endmodule

```


Testbench of BCD adder

```

amal Aspire-A715-42G ../Digital/fulladder vvp 4bcd
a = 0001    b = 0001    sum =0010    cout=0
a = 1001    b = 0001    sum =0000    cout=1
a = 1001    b = 0010    sum =0001    cout=1

```

Test of BCD adder



Waveform of BCD adder

Explanation

- Implemented a one bit parallel adder in verilog.
- Cascaded 4 such one bit parallel adders to create a 4 bit parallel adder. When bits are added one after the other to obtain the appropriate total (a1 plus b1 to get the corresponding sum (s1) and carry (cout1), this is known as cascading working. The first bit's carry (c) is treated as zero. The previous carryout (which we acquired during the previous addition of 2 bits) is now provided as the third input for the addition of the following 2 bits. In other words, we add a2, b2, and cout1 to yield s2 and cout 2.
- Then using 2 4 bit parallel adders BCD Adder was implemented. This kind of adder adds two BCD numbers together. The Bcd sum is the resulting sum if the total exceeds nine. Six is added to the total along with any carry, if any. When the total is less than nine, binary addition is done normally.

2 Realisation of BCD Subtractor

Digital > bcd_subtractor >  subtractor.v

```
1  module subtractor(
2
3      input      [3:0]a      ,
4      input      [3:0]b      ,
5      output     [3:0]s      ,
6      output     sign       ,
7      output     c_out
8
9  );
10
11  wire    [3:0]a      ;
12  wire    [3:0]b      ;
13  wire    [3:0]bwire  ;
14  wire    c_out       ;
15  wire    [3:0]s      ;
16  wire    [3:0]wa      ;
17  wire    onewire     ;
18  wire    [3:0]ws1     ;
19  wire    [3:0]ws2     ;
20  wire    twowire      ;
21  wire    wc1,wc2      ;
22  wire    sign         ;
23
24  adder a1( .a(a), .b(bwire), .c_in0(onewire), .s(ws1), .c_out0(wc1) );
25  adder a2( .a(wa), .b(ws2), .c_in0(wc2), .s(s), .c_out0(c_out) );
26  comparator c1( .a(a), .b(b), .lt(sign) );
27
28  assign onewire = 1'd1;
29
30  assign bwire[3] = (b[3]) ^ (onewire);
31  assign bwire[2] = (b[2]) ^ (onewire);
32  assign bwire[1] = (b[1]) ^ (onewire);
33  assign bwire[0] = (b[0]) ^ (onewire);
34
35  assign wc2      = ~(wc1);
36
37  assign ws2[3]   = (ws1[3]) ^ (wc2) ;
38  assign ws2[2]   = (ws1[2]) ^ (wc2) ;
39  assign ws2[1]   = (ws1[1]) ^ (wc2) ;
40  assign ws2[0]   = (ws1[0]) ^ (wc2) ;
41  assign wa       = 4'd0;
42  endmodule
43
44  module adder(
45
46      input      [3:0] a      ,
47      input      [3:0] b      ,
48      input      c_in0       ,
49      output     [3:0] s      ,
50      output     c_out0
51
52  );
53
54  wire    [3:0] a      ;
55  wire    [3:0] b      ;
56  wire    c_in0       ;
57  wire    [3:0] s      ;
58  wire    c_out0      ;
59  wire    [5:0] w      ;
60
61  full_adder s1( .a(a[0]), .b(b[0]), .c_in( c_in0) , .sum(s[0]) , .c_out(w[0]) );
62  full_adder s2( .a(a[1]), .b(b[1]), .c_in( w[1] ) , .sum(s[1]) , .c_out(w[2]) );
63  full_adder s3( .a(a[2]), .b(b[2]), .c_in( w[3] ) , .sum(s[2]) , .c_out(w[4]) );
64  full_adder s4( .a(a[3]), .b(b[3]), .c_in( w[5] ) , .sum(s[3]) , .c_out(c_out0) );
65
66  assign w[1] = w[0] ;
67  assign w[3] = w[2] ;
68  assign w[5] = w[4] ;
69  endmodule
70
```

```

71 module full_adder (
72
73     input a,b,c_in,
74     output sum,c_out
75 );
76
77 assign sum = ((a) ^ (b) ^ (c_in));
78 assign c_out = (a & b) | (b & c_in) | (c_in & a) ;
79 endmodule
80
81 module comparator(
82 input [3:0] a,b,
83 output reg lt
84 );
85
86 always @(*)
87 begin
88     if (a<b)
89     begin
90         lt = 1'b1;
91     end
92     else
93     begin
94         lt = 1'b0;
95     end
96 end
97 endmodule

```

Design of BCD Subtractor



Digital > bcd_subtractor >  subtractor_tb.v

```

1 module subtractor_tb;
2
3 reg [3:0] a ;
4 reg [3:0] b ;
5 wire [3:0] s ;
6 wire c_out ;
7 wire sign ;
8
9 subtractor uut(
10     .a      ( a      ),
11     .b      ( b      ),
12     .s      ( s      ),
13     .c_out   ( c_out  ),
14     .sign    ( sign   )
15 );
16
17
18 initial begin
19     $dumpfile("dp.vcd");$dumpvars;
20     $monitor("a = %b    b = %b    signed binary representation of sum =%b000_%b ",a,b,sign,s);
21
22     a = 4'd9;  b = 4'd9 ; #10
23     a = 4'd1;  b = 4'd9 ; #10
24     a = 4'd9;  b = 4'd1;
25 end
26
27 endmodule

```

Testbench of BCD Subtractor


amal Aspire-A715-42G  ../Digital/bcd_subtractor  vvp subtractor

```

a = 1001      b = 1001      signed binary representation of sum =0000_0000
a = 0001      b = 1001      signed binary representation of sum =1000_1000
a = 1001      b = 0001      signed binary representation of sum =0000_1000

```

Test of BCD Subtractor



Waveform of BCD Subtractor

Explanation

- Implemented a BCD Subtractor using 2 one bit parallel adders in verilog. Here, 2's complement subtraction is carried out when the mode is specified. The second number (b) is sent through a xor gate with cin' when Cin=1, which aids in determining the complement of the second number.
- Added a comparator to show the sign when a is less than b.

3.Logic Implementation with Multiplexer

testbench.sv

```
1 module mux_tb();
2   reg A,B,C,D,d0,d1,d2,d3,d4,d5,d6,d7;
3   wire Y;
4   integer i;
5   mux_8to1 dut(A,B,C,d0,d1,d2,d3,d4,d5,d6,d7,Y);
6   initial begin
7     $dumpfile("dump.vcd");
8     $dumpvars;
9     #100 $finish;
10  end
11  initial begin
12    A=0;B=0;C=0;D=0;
13    $monitor("A=%0b B=%0b C=%0b D=%0b Y=%0b",A,B,C,D,Y);
14    for(i=0;i<16;i=i+1)
15      begin
16        {A,B,C,D}=i;
17        d0=0;d1=0;d2=~D;d3=0;d4=0;d5=0;d6=~D;d7=~D;
18        #10;
19      end
20  end
21 endmodule
```

SV/Verilog Testbench

design.sv

```
1 //design
2 module mux_8to1(
3   input A,B,C,d0,d1,d2,d3,d4,d5,d6,d7,
4   output Y);
5   wire y1,y2,y3,y4,y5,y6,y7,y8;
6   and(y1,~A,~B,~C,d0);
7   and(y2,~A,~B,C,d1);
8   and(y3,~A,B,~C,d2);
9   and(y4,~A,B,C,d3);
10  and(y5,A,~B,~C,d4);
11  and(y6,A,~B,C,d5);
12  and(y7,A,B,~C,d6);
13  and(y8,A,B,C,d7);
14  or(Y,y1,y2,y3,y4,y5,y6,y7,y8);
15 endmodule
```

Log

Share

Ver-Info: dump116: dump.vcd opened for output.

A=0	B=0	C=0	D=0	Y=0
A=0	B=0	C=0	D=1	Y=1
A=0	B=0	C=1	D=0	Y=0
A=0	B=0	C=1	D=1	Y=0
A=0	B=1	C=0	D=0	Y=1
A=0	B=1	C=0	D=1	Y=0
A=0	B=1	C=1	D=0	Y=0
A=0	B=1	C=1	D=1	Y=0
A=1	B=0	C=0	D=0	Y=0
A=1	B=0	C=0	D=1	Y=0
A=1	B=0	C=1	D=0	Y=0

Design,Testbench,Test and Waveforms of 8 : 1 multiplexer

```

1 module mux_tb1();
2   reg A,B,C,d0,d1,d2,d3,d4,d5,d6,d7;
3   wire Y;
4   integer i;
5   mux_8to1 dut(A,B,C,d0,d1,d2,d3,d4,d5,d6,d7,Y);
6   initial begin
7     $dumpfile("dump.vcd");
8     $dumpvars;
9     #100 $finish;
10  end
11  initial begin
12    A=0;B=0;C=0;
13    d0=0;d1=1;d2=0;d3=1;d4=0;d5=0;d6=0;d7=1;
14    $monitor("A=%0b B=%0b C=%0b Y=%0b",A,B,C,Y);
15    for(i=0;i<8;i=i+1)
16      begin
17        {A,B,C}=i;
18        #10;
19      end
20  end

```

```

1 //design
2 module mux_8to1(
3   input A,B,C,d0,d1,d2,d3,d4,d5,d6,d7,
4   output Y);
5   wire y1,y2,y3,y4,y5,y6,y7,y8;
6   and(y1,~A,~B,~C,d0);
7   and(y2,~A,~B,C,d1);
8   and(y3,~A,B,~C,d2);
9   and(y4,~A,B,C,d3);
10  and(y5,A,~B,~C,d4);
11  and(y6,A,~B,C,d5);
12  and(y7,A,B,~C,d6);
13  and(y8,A,B,C,d7);
14  or(Y,y1,y2,y3,y4,y5,y6,y7,y8);
15 endmodule
16

```

Log
Share

[2023-12-19 11:25:35 UTC] iverilog '-Wall' design.sv testbench.sv && unbuffer vvp a.out

VCD info: dumpfile dump.vcd opened for output.


```

A=0 B=0 C=0 Y=0
A=0 B=0 C=1 Y=1
A=0 B=1 C=0 Y=0
A=0 B=1 C=1 Y=1
A=1 B=0 C=0 Y=0
A=1 B=0 C=1 Y=0
A=1 B=1 C=0 Y=0
A=1 B=1 C=1 Y=1

```

Done

Design,Testbench,Test and Waveforms



Design,Testbench,Test and Waveforms

Explanation

- Implemented a 8:1 multiplexer using gates. An 8:1 multiplexer is a type of data selector that comprises one output line, three select lines, and eight input lines. Here, we assess two provided SOP expressions using the 8:1 mux module as a subcircuit.
- Used the above circuit to create a subcircuit and implemented the logic functions.

4. BCD to seven segment decoder

```
1 module seven_seg_disp(  
2     input A,B,C,D,  
3     output a,b,c,d,e,f,g);  
4     and(notbd,~B,~D);  
5     and(bd,B,D);  
6     and(notcd,~C,~D);  
7     and(cd,C,D);  
8     and(bnotc,~B,C);  
9     and(bcnotd,B,~C,D);  
10    and(cdnnot,C,~D);  
11    and(bcnot,B,~C);  
12    and(bdnnot,B,~D);  
13    or(a,notbd,C,bd,A);  
14    or(b,~B,notcd,cd);  
15    or(c,~C,D,B);  
16    or(d,notbd,bnotc,bcnotd,cdnnot,A);  
17    or(e,notbd,cdnnot);  
18    or(f,notcd,bcnot,bdnnot,A);  
19    or(g,bnotc,bcnot,A,bdnnot);  
20 endmodule
```


Design of BCD to seven segment decoder

```
1 module decode_tb;  
2     reg A,B,C,D;  
3     wire a,b,c,d,e,f,g;  
4     integer i;  
5     seven_seg_disp dut(A,B,C,D,a,b,c,d,e,f,g);  
6     initial begin  
7         $dumpfile("dump.vcd"); //waveform  
8         $dumpvars;  
9         #100 $finish;  
10    end  
11    initial begin  
12        A=0;B=0;C=0;D=0;  
13        $monitor("%0b%0b%0b%0b a=%0b b=%0b c=%0b d=%0b e=%0b f=%0b g=%0b",A,B,C,D,a,b,c,d,e,f,g);  
14        for(i=0;i<10;i=i+1)  
15            begin  
16                {A,B,C,D}=i;  
17                #10;  
18            end  
19    end  
20 endmodule
```

Testbench of BCD to seven segment decoder

```
VCD info: dumpfile dump.vcd opened for output.  
0000 a=1 b=1 c=1 d=1 e=1 f=1 g=0  
0001 a=0 b=1 c=1 d=0 e=0 f=0 g=0  
0010 a=1 b=1 c=0 d=1 e=1 f=0 g=1  
0011 a=1 b=1 c=1 d=1 e=0 f=0 g=1  
0100 a=0 b=1 c=1 d=0 e=0 f=1 g=1  
0101 a=1 b=0 c=1 d=1 e=0 f=1 g=1  
0110 a=1 b=0 c=1 d=1 e=1 f=1 g=1  
0111 a=1 b=1 c=1 d=0 e=0 f=0 g=0  
1000 a=1 b=1 c=1 d=1 e=1 f=1 g=1  
1001 a=1 b=1 c=1 d=1 e=0 f=1 g=1
```


Test of BCD to seven segment decoder




Explanation

- Implemented a 4 BCD to seven segment decoder .
- The inputs (A, B, C, and D) is received by the seven-segment decoder, which has four input lines and seven output lines (a, b, c, d, e, f, and g). A seven-segment LED display receives the output and, based on the inputs, displays the decimal number.


3.Implementing functionality of MOD 2, MOD 5, MOD 8, MOD 10 and MOD 40 Ripple counters




Design,Testbench,Test and Waveforms




Design,Testbench,Test and Waveforms



Design,Testbench,Test and Waveforms



Design,Testbench,Test and Waveforms



Design,Testbench,Test and Waveforms

Explanation

- Implemented functionality of Ripple counters by understanding the state and timing diagrams.
- A n -bit ripple counter can count up to (2^n) states.
- It is also known as MOD n counter. It is known as ripple counter because of the way the clock pulse ripples its way through the flip-flops. Asynchronous counters are also called ripple-counters because of the way the clock pulse ripples its way through the flip-flops.

6 Realisation of 4 Bit counter

Digital > jk > V jk.v

```
1  module counter4bit(  
2  
3  input  clk ,r ,  
4  output [3:0]Q_OUT  
5  
6  );  
7  
8  wire clk      ;  
9  wire j3,j2,j1,j0 ;  
10 wire [3:0]Q_OUT ;  
11 wire r      ,y      ;  
12  
13 jk_flipflop a0( .j(j0), .k(j0), .clk(clk), .reset(r), .Q(Q_OUT[0]) , .Q_bar(y) );  
14 jk_flipflop a1( .j(j1), .k(j1), .clk(clk), .reset(r), .Q(Q_OUT[1]) , .Q_bar(y) );  
15 jk_flipflop a2( .j(j2), .k(j2), .clk(clk), .reset(r), .Q(Q_OUT[2]) , .Q_bar(y) );  
16 jk_flipflop a3( .j(j3), .k(j3), .clk(clk), .reset(r), .Q(Q_OUT[3]) , .Q_bar(y) );  
17  
18 assign      j0 = 1 ;  
19 assign      j1 = Q_OUT[0] ;  
20 assign      j2 = Q_OUT[0] & Q_OUT[1] ;  
21 assign      j3 = Q_OUT[2] & Q_OUT[1] & Q_OUT[0] ;  
22 endmodule  
23  
24  
25 module jk_flipflop(  
26 input j,k,clk,reset,  
27 output Q,Q_bar  
28 );  
29 wire      j      ;  
30 wire      k      ;  
31 wire      clk     ;  
32 wire      reset   ;  
33 reg       Q;  
34 reg       Q_bar;  
35
```

Digital > jk > V jk.v

```
36 always@(posedge clk)  
37 begin  
38  
39     if({reset})  
40     {Q,Q_bar}<={1'b0,1'b1};  
41  
42     else  
43     begin  
44         case({j,k})  
45         2'b00:{Q,Q_bar}<={Q,Q_bar};  
46         2'b01:{Q,Q_bar}<={1'b0,1'b1};  
47         2'b10:{Q,Q_bar}<={1'b1,1'b0};  
48         2'b11:{Q,Q_bar}<={~Q,Q};  
49         default:begin end  
50         endcase  
51     end  
52 end  
53 endmodule  
54
```


Design of 4 Bit counter

```


Digital > jk > v jktb.v
1  // Test bench
2  module counter4bittb;
3
4  reg clk,rst;
5  wire [3:0]Q_OUT;
6
7  counter4bit uut(
8
9  | | | | | | | | .clk    (    clk    ),
10 | | | | | | | | .Q_OUT  (    Q_OUT   ),
11 | | | | | | | | .r      (    rst     )
12 );
13
14 initial begin
15   clk=0;
16   forever #5 clk=~clk;
17 end
18
19 initial
20   begin
21     $monitor("Q = %b ",Q_OUT);
22     $dumpfile("dp.vcd");$dumpvars;
23     rst=1;#10
24     rst=0;#160
25
26     $finish;
27   end
28 endmodule

```

Testbench of 4 Bit counter



Test of 4 Bit counter



Waveform of of 4 Bit counter

Explanation

- Implemented a 4 Bit counter(mod 16) using 4 jk flip flops.
- Design was obtained by drawing the state diagram, filling the table, drawing Karnaugh map for each FF input in terms of flip-flop output and then the design was carefully implemented in verilog.