
Parallelism

Agenda

xv6 book Ch4, OSTEP Ch 25-32

- Multi-processing hardware
 - xv6 setting up other processors
- Threads
 - Race conditions
- Design of locks
 - Spin locks, conditional waits, semaphores, read-write locks
 - Atomic instructions and memory consistency models
- Difficulties with using locks
 - Deadlocks and modularity

Computer organization



Memory

Fat buses for memory and network: 10-100 GBps Thin buses for keyboard, mouse

Computer organization

CPU local Shared CPU 1 L1 TLB Registers: EIP, ESP, EBP, L1/L2 EFLAGS, L3 cache EAX, EBX, ECX, EDX, .., caches CS, DS, SS, ES, .., CR0-CR4, GDTR, IDTR, TR LAPIC **Devices** Memory Disk, keyboard, CPU 2 mouse, etc L1 TLB L2 TLB Registers: EIP, ESP, EBP, EFLAGS, L1/L2 EAX, EBX, ECX, EDX, .., caches CS, DS, SS, ES, .., CR0-CR4, IOAPIC GDTR, IDTR, TR LAPIC

main calls startothers

startothers:

Allocates a separate stack for the other CPU, copies the code, stack pointer, page table
pointer in low 1MB, asks other CPU's LAPIC to start the CPU and jump to entryother.S

entryother.S does what bootloader+entry.S did

clears interrupts

sets up temporary GDT, GDTR

 Switch to 32 bit mode, set segment selectors

 enable paging with temporary page table, sets up stack pointer


jumps to mpenter

mpenter does what main did


Switch to (OS only in high virtual addresses) page table.


 Sets up new GDT with KCODE, UCODE, etc. Each CPU maintains a different GDT since each CPU will write TSS in its own GDT

Sets up IDTR and jump into scheduler



Virtual memory






Processes are kernel threads


- When executing in OS mode:
 - Different kernel stacks, different registers
 - Same address space

OS scheduler




User threads

- Different registers, stacks
- Same address space




User threads and kernel threads



OS scheduler

xv6

User-level scheduler




OS scheduler

COP290 mythreads

allelism within a process: two CPUs

User-level scheduler



OS scheduler

General threading e.g, pthreads

Cannot exploit parallelism within a process: two CPUs will never run with same address space in user code

```
Race conditions
                                              struct buf *qnext; // disk queue
 Example: kernel threads reading a block in ide.c
                                              uchar data[BSIZE];
                                            };
idequeue
                                             static struct buf *idequeue;
                                            void iderw(struct buf *b) {
                                              struct buf **pp;
                      qnext
          qnext
     buf
                                              b->qnext = 0;
                                              for(pp=&idequeue; *pp; pp=&(*pp)->qnext);
                                  Context switch
idequeue
                                              *pp = b;
   qnext qnext buf
                                 qnext
```

struct buf {

Race conditions and critical sections

• Similar races can happen in user threads. Example: 01/threads.c

Thread 1	Thread 2
Read counter = 0	
Write counter = 1	
	Read counter = 1
	Writer counter = 2
Read counter = 2	
	Read counter = 2
	Writer counter = 3
Writer counter = 3	

Read counter, writer counter needs to happen atomically

Critical section: "counter++" threads-safe.c

Lock implementation

```
void iderw(struct buf *b) {
   struct buf **pp;
   acquire();
   for(pp=&idequeue; *pp; pp=&(*pp)->qnext);
   *pp = b;
   ...
   release();
}
```

 Timer interrupt and hence context switch cannot happen between acquire and release

```
void acquire() {
  pushcli();
void pushcli(void) {
  int eflags = readeflags();
  cli();
  if(cpu->ncli == 0)
    cpu->intena = eflags & FL_IF;
  cpu->ncli += 1;
void release() {
  popcli();
void popcli(void) {
 cpu->ncli--;
  if(cpu->ncli == 0 && cpu->intena)
    sti();
```

Problems with disabling interrupts

- For user-level code:
 - After acquiring lock, threads goes into infinite loop
 - OS lost control of the CPU
- Does not work on multiple processor

```
Race conditions
                                             struct buf *qnext; // disk queue
 Example: kernel threads reading a block in ide.c
                                             uchar data[BSIZE];
                                           };
idequeue
                                            static struct buf *idequeue;
                                                                            CPU 2
                                        CPU 1
                                            void iderw(struct buf *b) {
                     qnext
         qnext
                                             struct buf **pp;
     buf
                                             b->qnext = 0;
                                             cli();
idequeue
                                             for(pp=&idequeue; *pp; pp=&(*pp)->qnext);
                                             *pp = b;
                                             sti();
   qnext qnext qnext }
```

struct buf {

Spin locks

Call to lock spins while waiting for the other thread to unlock

```
typedef struct ___lock_t { int flag; } lock_t;
      3 void init(lock_t *mutex) {
             // 0 -> lock is available, 1 -> held
            mutex->flag = 0;
CPU 16
         void lock(lock_t *mutex) {
             while (mutex->flag == 1) // TEST the flag
                  ; // spin-wait (do nothing)
     10
             mutex->flag = 1; // now SET it!
     13
         void unlock(lock_t *mutex) {
             mutex->flag = 0;
```

Write to two different flags to avoid races?

```
int flag[2];
    void init() {
      flag[0] = flag[1] = 0; // indicates that you want to hold the lock
                                               CPU 2
CPU 1
    void lock() {
      flag[self] = 1; // self: thread ID of caller
      while (flag[1 - self] == 1); // spin-wait
                                                              Deadlock
```

void unlock() { flag[self] = 0; // simply undo your intent }

flag[0] = 1	
	flag[1] = 1
	<pre>while(flag[0] == 1);</pre>
while(flag[1] $==$ 1);	

Safety and liveness

- Safety: Bad things never happen
 - Two threads shall never simultaneously acquire the lock
- Liveness: Good things eventually happen
 - Some thread (trying to lock) eventually gets to acquire the lock

Trivial useless locks

```
Safe but not live

Live but not safe

void lock() {

while(1);

return;

}
```

Peterson's algorithm*

turn breaks the tie

```
while(flag[1] == 1 | while(flag[0] == 1
                                              int flag[2];
int turn = 0; // whose turn? (thread 0 or 1?)
void init() {
 flag[0] = flag[1] = 0; // indicates that you want to hold the lock
void lock() {
 flag[self] = 1; // self: thread ID of caller
 turn = self; // make it my turn
 while ((flag[1 - self] == 1) \& (turn == 1 - self)); // spin-wait
void unlock() {
 flag[self] = 0; // simply undo your intent
```

Peterson's algorithm*

B: turn = 0	B: turn = 0	B: turn = 0	E: turn = 1	E: turn = 1	E: turn = 1
E: turn = 1	E: turn = 1	C: turn != 1	B: turn = 0	B: turn = 0	F: turn != 0
C: turn != 1	F: turn != 0	E: turn = 1	F: turn != 0	C: turn != 1	B: turn = 0
F: turn != 0	C: turn != 1	F: turn != 0	C: turn != 1	F: turn != 0	C: turn != 1

Peterson's algorithm

```
int flag[2];
int turn = 0; // whose turn? (thread 0 or 1?)
void init() {
 flag[0] = flag[1] = 0; // indicates that you want to hold the lock
void lock() {
  flag[self] = 1; // self: thread ID of caller
  turn = 1 - self; // make it other thread's turn
 while ((flag[1 - self] == 1) \&\& (turn == 1 - self)); // spin-wait
void unlock() {
 flag[self] = 0; // simply undo your intent
```

Peterson's algorithm

```
void lock() {
  flag[0] = 1; // A
  turn = 1; // B
  while ((flag[1] == 1) && (turn == 1)); //C
}
void lock() {
  flag[1] == 1; // D
  turn = 0; // E
  while ((flag[0] == 1) && (turn == 0)); // F
}
```


B: turn = 1	B: turn = 1	B: turn = 1	E: turn = 0	E: turn = 0	E: turn = 0
E: turn = 0	E: turn = 0	C: turn != 1	B: turn = 1	B: turn = 1	F: turn != 0
C: turn != 1	F: turn != 0	E: turn = 0	F: turn != 0	C: turn != 1	B: turn = 1
F: turn != 0	C: turn != 1	F: turn != 0	C: turn != 1	F: turn != 0	C: turn != 1
		C: turn != 1			F: turn != 0

Peterson algorithm breaks on x86

peterson-breaks.c

B: turn = 1	B: turn = 1	B: turn = 1	E: turn = 0	E: turn = 0	E: turn = 0
E: turn = 0	E: turn = 0	C: turn != 1	B: turn = 1	B: turn = 1	F: turn != 0
C: turn != 1	F: turn != 0	E: turn = 0	F: turn != 0	C: turn != 1	B: turn = 1
F: turn != 0	C: turn != 1	F: turn != 0	C: turn != 1	F: turn != 0	C: turn != 1
		C: turn != 1			F: turn != 0


- Correctness analysis assumed "sequential consistency":
 - CPU is executing one instruction after another
 - All reads and writes are served by shared memory one-at-a-time. No caches!
 - Parallel executions are just interleavings of sequential executions




CPUs do not follow sequential consistency!


x86 follows "Total Store Order" (TSO)

- CPUs can run instructions out of order
- Writes go to CPU's FIFO store buffer
- Reads first check the local store buffer
- Writes are transmitted lazily to shared memory



Example weird behaviours from weak memory models Memory models define observable behaviours





No interleaving of sequential executions can lead to this outcome!

Peterson algorithm breaks on x86

peterson-breaks.c

CPU 1	CPU 2
mov \$1, flag[0]	mov \$1, flag[1]
mov \$1, turn	mov \$0, turn
(mov flag[1], %eax	mov flag[0], %ebx
mov turn, %ecx	mov turn, %ecx
flag[1] is 1, turn is 1	flag[0] is 1, turn is 1

CPU 1	CPU 2
mov \$1, flag[0]	mov \$1, flag[1]
mov \$1, turn	mov \$0, turn
<pre>mov flag[1], %eax</pre>	mov flag[0], %ebx
mov turn, %ecx	mov turn, %ecx
flag[1] is 0, turn is 1	flag[0] is 0, turn is 1

flag[*]=1 is in local store buffer at the time of read