

جامعة نيويورك أبوظبي



NYU | ABU DHABI

**Advanced Digital Logic**

**ENGR – UH 2310**

**Spring 2025**

Instructor: Muhammad Hassan Jamil

Demarce Williams (dsw9740)

Aman Sunesh (as18181)

## Task 1

### **4-Input Nand Gate**


#### VHDL code

```
1 -----  
2 -- Company: NYU Abu Dhabi  
3 -- Engineer: Aman Sunesh, Demarce Williams  
4 --  
5 -- Create Date: 12:20:54 08/02/2025  
6 -- Design Name: 4-Input NAND Gate Implementation  
7 -- Module Name: NAND - Behavioral  
8 -- Project Name: Advanced Digital Logic Task 1 - NAND Gate  
9 -- Target Devices: FPGA  
10 -- Tool versions: Xilinx  
11 -- Description:  
12 -- This module implements a 4-input NAND gate using VHDL behavioral modeling.  
13 -- The output (O) is the logical negation of the AND operation of four inputs (A, B, C, D).  
14 -- This design can be tested on simulation tools and further synthesized on FPGA devices.  
15 --  
16 -- Dependencies:  
17 -- Standard IEEE 1164 logic libraries.  
18  
19 -- Revision:  
20 -- Revision 0.01 - File Created  
21  
22 -- Additional Comments:  
23 --  
24 -----  
25  
26 library IEEE;  
27 use IEEE.STD_LOGIC_1164.ALL;  
28  
29 -- Entity declaration for 4-input NAND gate  
30 entity NAND4 is  
31     Port ( A : in STD_LOGIC;  
32             B : in STD_LOGIC;  
33             C : in STD_LOGIC;  
34             D : in STD_LOGIC;  
35             O : out STD_LOGIC);  
36 end NAND4;  
37  
38 -- Architecture defining the behavior of the 4-input NAND gate  
39 architecture Behavioral of NAND4 is  
40  
41 begin  
42     -- The output O is the negation of the AND operation on inputs A, B, C, and D  
43     O <= not(A and B and C and D);  
44  
45 end Behavioral;  
46  
47
```

#### Constraint File Implementation:

```
1 NET "A" LOC = "P11";  
2 NET "B" LOC = "L3";  
3 NET "C" LOC = "K3";  
4 NET "D" LOC = "B4";  
5  
6 NET "O" LOC = "M5";
```

## FPGA Board



## Testbench:

```
1 -----  
2 -- Company: NYU Abu Dhabi  
3 -- Engineer: Aman Sunesh, Demarce Williams  
4 --  
5 -- Create Date: 12:33:43 08/02/2025  
6 -- Design Name: NAND4 Testbench  
7 -- Module Name: D:/NAND4/NAND_TB.vhd  
8 -- Project Name: Advanced Digital Logic Task 1 - NAND  
9 -- Target Device: FPGAs  
10 -- Tool versions: Xilinx  
11 -- Description:  
12 -- VHDL Test Bench created to test the functionality of the 4-input NAND gate (NAND4).  
13 -- The testbench verifies the output (O_tb) based on different input combinations of A_tb, B_tb, C_tb, and D_tb.  
14 --  
15 -- Dependencies:  
16 -- Standard IEEE 1164 logic libraries.  
17 -----  
18 LIBRARY ieee;  
19 USE ieee.std_logic_1164.ALL;  
20  
21 -- Uncomment the following library declaration if using  
22 -- arithmetic functions with Signed or Unsigned values  
23 -- USE ieee.numeric_std.ALL;  
24  
25 -- Entity declaration for the testbench  
26 ENTITY NAND_TB IS  
27 END NAND_TB;  
28  
29 -- Architecture defining the behavior of the testbench  
30 ARCHITECTURE behavior OF NAND_TB IS  
31  
32 -- Component Declaration for the Unit Under Test (UUT)  
33 COMPONENT NAND4  
34 PORT(  
35     A : IN std_logic; -- First input of the NAND gate  
36     B : IN std_logic; -- Second input of the NAND gate  
37     C : IN std_logic; -- Third input of the NAND gate  
38     D : IN std_logic; -- Fourth input of the NAND gate  
39     O : OUT std_logic -- Output of the NAND gate  
40 );  
41 END COMPONENT;  
42  
43  
44 -- Input signals to test the NAND4 gate  
45 signal A_tb : std_logic := '0'; -- Test signal for input A  
46 signal B_tb : std_logic := '0'; -- Test signal for input B  
47 signal C_tb : std_logic := '0'; -- Test signal for input C  
48 signal D_tb : std_logic := '0'; -- Test signal for input D  
49  
50 -- Output signal to capture the output of the NAND4 gate  
51 signal O_tb : std_logic;  
52 -----  
53 BEGIN  
54  
55 -- Instantiate the Unit Under Test (UUT) and connect it to test signals  
56 uut: NAND4 PORT MAP (  
57     A => A_tb,  
58     B => B_tb,  
59     C => C_tb,  
60     D => D_tb,  
61     O => O_tb  
62 );  
63  
64 -- Stimulus process: apply input combinations and observe the output  
65 stim_proc: process  
66 begin  
67     -- Hold the initial state for 100 ns  
68     wait for 100 ns;  
69  
70     -- Toggle A_tb and wait 160 ns  
71     A_tb <= not A_tb;  
72     wait for 160 ns;  
73  
74     -- Toggle B_tb and wait 80 ns  
75     B_tb <= not B_tb;  
76     wait for 80 ns;  
77  
78     -- Toggle C_tb and wait 40 ns  
79     C_tb <= not C_tb;  
80     wait for 40 ns;  
81  
82     -- Toggle D_tb and wait 20 ns  
83     D_tb <= not D_tb;  
84     wait for 20 ns;  
85  
86     --wait;  
87 end process;  
88  
89 END behavior;  
90 -----
```


## Test Case 1

Input Values: A = 1, B = 1, C = 1, D = 1


Output Value: O = 0 (as expected)

Simulation Time: 418 ns

Observation: The output line is low while the input lines are high, confirming the expected behavior of the NAND operation.



The board also exhibits a low output, as evidenced by the LED being in an off.




## Test Case 2

Input Values: A = 0, B = 1, C = 1, D = 1


Output Value: O = 1 (as expected)

Simulation Time: 564 ns

Observation: The output line is high while the input line A is low and all other input lines are high, confirming the expected behavior of the NAND operation.



The board also exhibits a high output, as evidenced by the LED being on.




### Test Case 3

Input Values: A = 0, B = 0, C = 0, D = 1


Output Value: O = 1 (as expected)

Simulation Time: 762 ns

Observation: The output line is high while the input line D is high and all other input lines are low, confirming the expected behavior of the NAND operation.



The board also exhibits a high output, as evidenced by the LED being on.



## Task 2

### Half-Adder


#### VHDL code

```
1  -- Company: NYU Abu Dhabi
2  -- Engineer: Aman Sunesh, Demarce Williams
3  --
4  --
5  -- Create Date: 12:35:14 08/02/2025
6  -- Design Name: Half Adder Implementation
7  -- Module Name: HalfAdder - Behavioral
8  -- Project Name: Advanced Digital Logic Task 2 - Half Adder
9  -- Target Devices: FPGA
10 -- Tool versions: Xilinx
11 -- Description:
12 -- This VHDL module implements a Half Adder using behavioral modeling.
13 -- A Half Adder performs the addition of two single-bit binary numbers (A and B)
14 -- and produces a sum output (Sum) and a carry-out (Carry).
15 --
16 -- Dependencies:
17 -- Standard IEEE 1164 logic libraries.
18 --
19 -- Revision:
20 -- Revision 0.01 - File Created
21 --
22 -- Additional Comments:
23 --
24 -----
25 library IEEE;
26 use IEEE.STD_LOGIC_1164.ALL;
27
28
29 -- Entity declaration for the Half Adder
30 entity HalfAdder is
31     Port ( A : in STD_LOGIC;
32            B : in STD_LOGIC;
33            S : out STD_LOGIC;
34            C_OUT : out STD_LOGIC);
35 end HalfAdder;
36
37
38 -- Architecture defining the behavior of the Half Adder
39 architecture Behavioral of HalfAdder is
40
41 begin
42     -- Sum is the result of XOR operation on A and B
43     S <= A xor B;
44
45     -- Carry is the result of AND operation on A and B
46     C_OUT <= A and B;
47
48 end Behavioral;
49
50
```

#### Constraint File Implementation:

```
1 NET "A" LOC = "L3";
2 NET "B" LOC = "P11";
3
4 NET "S" LOC = "M5";
5 NET "C_OUT" LOC = "M11";
```

## FPGA Board



## Testbench:

```
1 -----  
2 -- Company: NYU Abu Dhabi  
3 -- Engineer: Aman Sunesh, Demarce Williams  
4 --  
5 -- Create Date: 12:36:54 08/02/2025  
6 -- Design Name: Half Adder Testbench  
7 -- Module Name: HalfAdder_TB - Behavioral  
8 -- Project Name: Advanced Digital Logic Task 2 - Half Adder  
9 -- Target Devices: FPGAs  
10 -- Tool versions: Xilinx  
11 -- Description:  
12 -- VHDL Test Bench created to test the functionality of the Half Adder (HalfAdder).  
13 -- The testbench verifies the sum (S) and carry-out (C_OUT) based on different input  
14 -- combinations of A and B.  
15 --  
16 -- Dependencies:  
17 -- Standard IEEE 1164 logic libraries.  
18 --  
19 -- Revision:  
20 -- Revision 0.01 - File Created  
21-----  
22  
23 library IEEE;  
24 use IEEE.STD_LOGIC_1164.ALL;  
25  
26 -- Entity declaration for the testbench  
27 entity HalfAdder_TB is  
28 end HalfAdder_TB;  
29  
30 architecture Behavioral of HalfAdder_TB is  
31  
32     -- Component Declaration for the Unit Under Test (UUT)  
33     component HalfAdder  
34         port(  
35             A : in std_logic;  
36             B : in std_logic;  
37             S : out std_logic;  
38             C_OUT : out std_logic  
39         );  
40     end component;  
41  
42     -- Signals to provide test inputs and capture the outputs  
43     signal A_tb : std_logic := '0'; -- Test signal for input A  
44     signal B_tb : std_logic := '0'; -- Test signal for input B  
45     signal S_tb : std_logic; -- Output signal for Sum  
46     signal C_OUT_tb : std_logic; -- Output signal for Carry-Out  
47-----  
48 begin  
49  
50     -- Instantiate the Unit Under Test (UUT)  
51     UUT: HalfAdder port map (  
52         A => A_tb,  
53         B => B_tb,  
54         S => S_tb,  
55         C_OUT => C_OUT_tb  
56     );  
57  
58     -- Stimulus process: Apply various input combinations and monitor outputs  
59     stim_proc: process  
60     begin  
61         -- Hold the initial state for 100 ns  
62         wait for 100 ns;  
63  
64         -- Apply input combination 00 and wait for 160 ns  
65         A_tb <= '0'; B_tb <= '0';  
66         wait for 160 ns;  
67  
68         -- Apply input combination 01 and wait for 80 ns  
69         A_tb <= '0'; B_tb <= '1';  
70         wait for 80 ns;  
71  
72         -- Apply input combination 10 and wait for 40 ns  
73         A_tb <= '1'; B_tb <= '0';  
74         wait for 40 ns;  
75  
76         -- Apply input combination 11 and wait for 20 ns  
77         A_tb <= '1'; B_tb <= '1';  
78         wait for 20 ns;  
79  
80         --wait;  
81     end process;  
82 end Behavioral;  
83-----
```

## Test Case 1

Input Values: A = 0, B = 0


Output Value: S = 0, C\_OUT=0 (as expected)

Simulation Time: 39 ns

Observation: Both the sum and carry-out output lines are low while the input lines are all low, confirming the expected behavior of the Half-Adder operation.



The board also exhibit low outputs, as evidenced by the LEDs being off.




## Test Case 2

Input Values: A = 0, B = 1


Output Value: S = 1, C\_OUT=0 (as expected)

Simulation Time: 158 ns

Observation: The sum output line is high and the carry-out output line is low while the input line A is low and the line B is high, confirming the expected behavior of the Half-Adder operation.



The board also exhibit low output for carry-out(LED M11), and high output for the sum (LED M5).




### Test Case 3

Input Values: A = 1, B = 1


Output Value: S = 0, C\_OUT=1 (as expected)

Simulation Time: 362 ns

Observation: The sum output line is low and the carry-out output line is high while all the input lines are high, confirming the expected behavior of the Half-Adder operation.



The board also exhibit low output for sum-out (LED M5), and high output for the carry-out (LED M11).



## Task 3

### 4-Bit Binary Adder


VHDL code

```
1 -----  
2 -- Company: NYU Abu Dhabi  
3 -- Engineer: Aman Sunesh, Demarce Williams  
4 --  
5 -- Create Date: 12:43:03 08/02/2025  
6 -- Design Name: 4-Bit Binary Adder Implementation  
7 -- Module Name: FourBitBinaryAdder - Behavioral  
8 -- Project Name: Advanced Digital Logic Task 3 - Four Bit Binary Adder  
9 -- Target Devices: FPGA  
10 -- Tool versions: Xilinx  
11 -- Description:  
12 -- This VHDL module implements a 4-bit binary adder using behavioral modeling.  
13 -- It adds two 4-bit binary numbers (A and B) and an input carry (C_IN) to produce  
14 -- a 4-bit sum (S) and an output carry (C_OUT).  
15 --  
16 -- Dependencies:  
17 -- Standard IEEE 1164 logic libraries.  
18 --  
19 -- Revision:  
20 -- Revision 0.01 - File Created  
21 --  
22 -- Additional Comments:  
23 --  
24 -----  
25  
26 library IEEE;  
27 use IEEE.STD_LOGIC_1164.ALL;  
28  
29 -- Uncomment the following library declaration if using  
30 -- arithmetic functions with Signed or Unsigned values  
31 --use IEEE.NUMERIC_STD.ALL;  
32  
33 -- Uncomment the following library declaration if instantiating  
34 -- any Xilinx primitives in this code.  
35 --library UNISIM;  
36 --use UNISIM.VComponents.all;  
37  
38 -- Entity declaration for the 4-bit binary adder  
39 entity FourBitBinaryAdder is  
40     Port ( A : in STD_LOGIC_VECTOR(3 downto 0);    -- First 4-bit binary input  
41             B : in STD_LOGIC_VECTOR(3 downto 0);    -- Second 4-bit binary input  
42             C_IN : in STD_LOGIC;                  -- Carry-in input  
43             S : out STD_LOGIC_VECTOR(3 downto 0);   -- 4-bit sum output  
44             C_OUT : out STD_LOGIC);                -- Carry-out output  
45 end FourBitBinaryAdder;  
46  
47  
48 -- Architecture defining the behavior of the 4-bit binary adder  
49 architecture Behavioral of FourBitBinaryAdder is  
50  
51 begin  
52     -- Process block to compute the sum and carry  
53     process(A, B, C_IN)  
54         variable temp_carry : STD_LOGIC;    -- Variable to store the carry for each bit position  
55     begin  
56         -- Initialize the carry with the input carry  
57         temp_carry := C_IN;  
58  
59         -- Loop through each bit position (from 0 to 3)  
60         for i in 0 to 3 loop  
61             -- Sum for bit i using XOR operation for A(i), B(i), and temp_carry  
62             S(i) <= A(i) xor B(i) xor temp_carry;  
63  
64             -- Compute the carry for the next bit position  
65             -- Carry is generated if both A(i) and B(i) are 1 (A(i) and B(i))  
66             -- or if temp_carry is 1 and one of A(i) or B(i) is 1 ((A(i) xor B(i)) and temp_carry)  
67             temp_carry := (A(i) and B(i)) or ((A(i) xor B(i)) and temp_carry);  
68         end loop;  
69  
70         -- Assign the final carry-out value  
71         C_OUT <= temp_carry;  
72     end process;  
73  
74 end Behavioral;  
75  
76  
77  
78  
79 -----
```

## Constraint File Implementation:

```
1 # Specify the I/O standard to match the external device voltage levels.  
2 # This ensures proper signal integrity, compatibility, and power optimization.  
3  
4 NET "A(3)" LOC = "N3" | IOSTANDARD = LVCMOS33;  
5 NET "A(2)" LOC = "E2" | IOSTANDARD = LVCMOS33;  
6 NET "A(1)" LOC = "F3" | IOSTANDARD = LVCMOS33;  
7 NET "A(0)" LOC = "G3" | IOSTANDARD = LVCMOS33;  
8  
9 NET "B(3)" LOC = "B4" | IOSTANDARD = LVCMOS33;  
10 NET "B(2)" LOC = "K3" | IOSTANDARD = LVCMOS33;  
11 NET "B(1)" LOC = "L3" | IOSTANDARD = LVCMOS33;  
12 NET "B(0)" LOC = "P11" | IOSTANDARD = LVCMOS33;  
13  
14 NET "C_IN" LOC = "A7" | IOSTANDARD = LVCMOS33;  
15  
16 NET "S(3)" LOC = "P6" | IOSTANDARD = LVCMOS33;  
17 NET "S(2)" LOC = "P7" | IOSTANDARD = LVCMOS33;  
18 NET "S(1)" LOC = "M11" | IOSTANDARD = LVCMOS33;  
19 NET "S(0)" LOC = "M5" | IOSTANDARD = LVCMOS33;  
20  
21 NET "C_OUT" LOC = "N5" | IOSTANDARD = LVCMOS33;  
22 |
```

## FPGA Board



## Testbench:

```
1 -----  
2 -- Company: NYU Abu Dhabi  
3 -- Engineer: Aman Sunesh, Demarce Williams  
4 --  
5 -- Create Date: 12:48:43 08/02/2025  
6 -- Design Name: 4-Bit Binary Adder Testbench  
7 -- Module Name: FourBitBinaryAdder_TB - Behavioral  
8 -- Project Name: Advanced Digital Logic Task 3 - Four Bit Binary Adder  
9 -- Target Device: FFGA  
10 -- Tool versions: Xilinx  
11 -- Description:  
12 -- VHDL Test Bench created to test the functionality of the 4-bit binary adder (FourBitBinaryAdder).  
13 -- The testbench verifies the output (S_tb) and carry-out (C_OUT_tb) based on different input combinations of A_tb, B_tb, and C_IN_tb.  
14 --  
15 -- Dependencies:  
16 -- Standard IEEE 1164 logic libraries.  
17 -----  
18  
19 -- Import standard IEEE library for logic operations  
20 LIBRARY ieee;  
21 USE ieee.std_logic_1164.ALL;  
22  
23 -- Uncomment the following library declaration if using arithmetic functions  
24 --USE ieee.numeric_std.ALL;  
25  
26 -- Entity declaration for the testbench  
27 ENTITY FourBitBinaryAdder_TB IS  
28 END FourBitBinaryAdder_TB;  
29  
30 -- Architecture defining the behavior of the testbench  
31 ARCHITECTURE behavior OF FourBitBinaryAdder_TB IS  
32  
33 -- Component Declaration for the Unit Under Test (UUT)  
34 COMPONENT FourBitBinaryAdder  
35 PORT(  
36     A : IN std_logic_vector(3 downto 0); -- First 4-bit binary input  
37     B : IN std_logic_vector(3 downto 0); -- Second 4-bit binary input  
38     C_IN : IN std_logic; -- Carry-in input  
39     S : OUT std_logic_vector(3 downto 0); -- 4-bit sum output  
40     C_OUT : OUT std_logic -- Carry-out output  
41 );  
42 END COMPONENT;  
43  
44 -- Input signals to test the FourBitBinaryAdder  
45 signal A_tb : std_logic_vector(3 downto 0) := "0000"; -- Test signal for input A  
46 signal B_tb : std_logic_vector(3 downto 0) := "0000"; -- Test signal for input B  
47 signal C_IN_tb : std_logic := '0'; -- Test signal for carry-in  
48  
49 -- Output signals to capture the results of the addition  
50 signal S_tb : std_logic_vector(3 downto 0); -- Signal to store the sum output  
51 signal C_OUT_tb : std_logic; -- Signal to store the carry-out  
52  
53 BEGIN  
54  
55     -- Instantiate the Unit Under Test (UUT) and connect it to the test signals  
56     UUT: FourBitBinaryAdder PORT MAP (  
57         A => A_tb,  
58         B => B_tb,  
59         C_IN => C_IN_tb,  
60         S => S_tb,  
61         C_OUT => C_OUT_tb  
62     );  
63  
64     -- Stimulus process: apply input combinations and observe the output  
65     stim_proc: process  
66     begin  
67         -- Hold the initial state for 100 ns  
68         wait for 100 ns;  
69  
70         -- Test case 1: A = 0001, B = 0011, C_IN = 0 (expect S = 0100, C_OUT = 0)  
71         A_tb <= "0001"; B_tb <= "0011"; C_IN_tb <= '0';  
72         wait for 160 ns;  
73  
74         -- Test case 2: A = 1010, B = 0101, C_IN = 1 (expect S = 1110, C_OUT = 0)  
75         A_tb <= "1010"; B_tb <= "0101"; C_IN_tb <= '1';  
76         wait for 80 ns;  
77  
78         -- Test case 3: A = 1111, B = 1111, C_IN = 0 (expect S = 1110, C_OUT = 1)  
79         A_tb <= "1111"; B_tb <= "1111"; C_IN_tb <= '0';  
80         wait for 40 ns;  
81  
82         -- Test case 4: A = 0110, B = 0011, C_IN = 1 (expect S = 1010, C_OUT = 0)  
83         A_tb <= "0110"; B_tb <= "0011"; C_IN_tb <= '1';  
84         wait for 20 ns;  
85  
86         --wait;  
87     end process;  
88  
89 END behavior;  
90
```

## Test Case 1

Input Values: A = 0001, B = 0011


Output Value: S = 0100, C\_OUT=0 (as expected)

Simulation Time: 564 ns

Observation: The sum output line shows binary number 4 and the carry-out output line low while the binary numbers 1 and 3 are submitted at the A and B input lines, respectively, confirming the expected behavior of the 4-bit Binary Adder operation.



The board also exhibit an off LED output for carry-out (N5) and a sum output of off, on, off, off LEDS (P6, P7, M11, M5).



## Test Case 2

Input Values: A = 1111, B = 1111


Output Value: S = 1110, C\_OUT=1(as expected)

Simulation Time: 360 ns

Observation: The sum output line shows binary number 14 and the carry-out output line high while the binary number 15 is submitted at both the A and B input lines, confirming the expected behavior of the 4-bit Binary Adder operation.



The board also exhibit on LED output for carry-out ( N5), and a sum output of 3 on LEDs followed by an off ( P6, P7, M11, M5).




### Test Case 3

Input Values: A = 0110, B = 0011


Output Value: S = 1010, C\_OUT=0 (as expected)

Simulation Time: 360 ns

Observation: The sum output line shows binary number 14 and the carry-out output line high while the binary number 15 is submitted at both the A and B input lines, confirming the expected behavior of the 4-bit Binary Adder operation.



The board also exhibit off LED output for carry-out (N5), and a sum output of on, off, on and off LEDs ( P6, P7, M11, M5).



## Task 4

### Minterms Function

#### VHDL code for Concurrent Signals

```
1 -----  
2 -- Company: NYU Abu Dhabi  
3 -- Engineer: Aman Sunesh, Demarce Williams  
4 --  
5 -- Create Date: 12:52:53 10/02/2025  
6 -- Design Name: Minterm-Based Function Implementation  
7 -- Module Name: Minterms - Behavioral  
8 -- Project Name: Advanced Digital Logic Task 4 - Minterm Using When-Else  
9 -- Target Devices: FPGA  
10 -- Tool versions: Xilinx  
11 -- Description:  
12 -- This VHDL module implements a function based on minterm selection.  
13 -- It uses four individual STD_LOGIC inputs (A, B, C, D).  
14 -- The output F is '1' for the minterms "0001", "0011", "1001", and "1011"  
15 -- (assuming A is the MSB and D is the LSB), and '0' otherwise.  
16 --  
17 -- Dependencies:  
18 -- Standard IEEE 1164 logic libraries.  
19 --  
20 -- Revision:  
21 -- Revision 0.01 - File Created  
22 --  
23 -- Additional Comments:  
24 --  
25 -----  
26  
library IEEE;  
27 use IEEE.STD_LOGIC_1164.ALL;  
28  
30  
31 -- Entity declaration for the minterm-based function  
32 entity Minterms is  
33     Port (  
34         A : in STD_LOGIC; -- MSB (bit 3)  
35         B : in STD_LOGIC; -- bit 2  
36         C : in STD_LOGIC; -- bit 1  
37         D : in STD_LOGIC; -- LSB (bit 0)  
38         F : out STD_LOGIC  
39     );  
40 end Minterms;  
41 |  
--  
42 -- Architecture defining the behavior of the minterm-based function  
43 architecture Behavioral of Minterms is  
44 begin  
45  
    -- Concurrent conditional signal assignment:  
    -- The output F is assigned '1' if the input combination matches any of  
    -- the specified minterms, otherwise F is assigned '0'.  
46  
    -- Minterm "0001": A = '0', B = '0', C = '0', D = '1'  
47    -- Minterm "0011": A = '0', B = '0', C = '1', D = '1'  
48    -- Minterm "1001": A = '1', B = '0', C = '0', D = '1'  
49    -- Minterm "1011": A = '1', B = '0', C = '1', D = '1'  
50  
    F <= '1' when ((A = '0') and (B = '0') and (C = '0') and (D = '1')) else  
51        '1' when ((A = '0') and (B = '0') and (C = '1') and (D = '1')) else  
52            '1' when ((A = '1') and (B = '0') and (C = '0') and (D = '1')) else  
53                '1' when ((A = '1') and (B = '0') and (C = '1') and (D = '1')) else  
54                    '0';  
55  
61 end Behavioral;
```

## VHDL Code for Case-When


```
1 -- Company: NYU Abu Dhabi
2 -- Engineer: Aman Sunesh, Demarce Williams
3 --
4 --
5 -- Create Date: 12:52:53 10/02/2025
6 -- Design Name: Minterm-Based Function Implementation
7 -- Module Name: Minterms - Behavioral
8 -- Project Name: Advanced Digital Logic Task 4 - Minterm Using Case-When
9 -- Target Devices: FPGAs
10 -- Tool versions: Xilinx
11 --
12 -- Description:
13 -- This VHDL module implements a function based on minterm selection.
14 -- It uses four individual STD_LOGIC inputs (A, B, C, D).
15 -- The output F is '1' for the minterms "0001", "0011", "1001", and "1011" (assuming
16 -- A is the MSB and D is the LSB), and '0' otherwise.
17 --
18 -- Dependencies:
19 -- Standard IEEE 1164 logic libraries.
20 --
21 -- Revision:
22 -- Revision 0.01 - File Created
23 --
24 -- Additional Comments:
25 --
26
27 library IEEE;
28 use IEEE.STD_LOGIC_1164.ALL;
29
30 -- Entity declaration for the minterm-based function
31 entity Minterms is
32     Port (
33         A : in STD_LOGIC; -- MSB (bit 3)
34         B : in STD_LOGIC; -- bit 2
35         C : in STD_LOGIC; -- bit 1
36         D : in STD_LOGIC; -- LSB (bit 0)
37         F : out STD_LOGIC
38     );
39 end Minterms;
40
41
42 -- Architecture defining the behavior of the minterm-based function
43 architecture Behavioral of Minterms is
44
45 -- Internal signal to group A,B,C,D into a 4-bit vector
46 signal Inputs : STD_LOGIC_VECTOR(3 downto 0);
47
48 begin
49
50     -- Concatenate A,B,C,D to form a 4-bit vector, assuming A is MSB and D is LSB
51     Inputs <= A & B & C & D;
52
53     -- Process block to determine the output F based on the 4-bit value of Inputs
54     process (Inputs)
55     begin
56         case Inputs is
57             when "0001" => -- A=0, B=0, C=0, D=1 Minterm corresponding to binary 1
58                 F <= '1';
59             when "0011" => -- A=0, B=0, C=1, D=1 Minterm corresponding to binary 3
60                 F <= '1';
61             when "1001" => -- A=1, B=0, C=0, D=1 Minterm corresponding to binary 9
62                 F <= '1';
63             when "1011" => -- A=1, B=0, C=1, D=1 Minterm corresponding to binary 11
64                 F <= '1';
65             when others =>
66                 F <= '0'; -- Default case for inputs not matching the specified minterms
67         end case;
68     end process;
69
70 end Behavioral;
71
```



## Constraint File Implementation:

```
1 # Specify the I/O standard to match the external device voltage levels.
2 # This ensures proper signal integrity, compatibility, and power optimization.
3
4 NET "A" LOC = "B4" | IOSTANDARD = LVCMOS33;
5 NET "B" LOC = "K3" | IOSTANDARD = LVCMOS33;
6 NET "C" LOC = "L3" | IOSTANDARD = LVCMOS33;
7 NET "D" LOC = "P11" | IOSTANDARD = LVCMOS33;
8
9 NET "F" LOC = "M5" | IOSTANDARD = LVCMOS33;
10
11
```

## FPGA Board



## Testbench:

```
1 -----  
2 -- Company: NYU Abu Dhabi  
3 -- Engineer: Aman Sunesh, Demarce Williams  
4 --  
5 -- Create Date: 12:55:53 10/08/2025  
6 -- Design Name: Minterms Testbench  
7 -- Module Name: Minterms_TB - Behavioral  
8 -- Project Name: Advanced Digital Logic Task 4 - Minterms  
9 -- Target Device: FFGA  
10 -- Tool versions: Xilinx  
11 -- Description:  
12 -- VHDL Test Bench created to test the functionality of the minterm-based function  
13 -- (Minterms) which uses separate inputs A, B, C, D. The testbench verifies  
14 -- the output (F_tb) based on different input combinations of A_tb, B_tb, C_tb, and D_tb.  
15 --  
16 -- Dependencies:  
17 -- Standard IEEE 1164 logic libraries.  
18 -----  
19 library IEEE;  
20 use IEEE.STD_LOGIC_1164.ALL;  
21  
22 -- Entity declaration for the testbench  
23 entity Minterms_TB is  
24 end Minterms_TB;  
25  
26 architecture Behavioral of Minterms_TB is  
27  
28  
29 -- Component Declaration for the Unit Under Test (UUT)  
30 component Minterms  
31     port(  
32         A : in std_logic; -- MSB (bit 3)  
33         B : in std_logic; -- bit 2  
34         C : in std_logic; -- bit 1  
35         D : in std_logic; -- LSB (bit 0)  
36         F : out std_logic  
37     );  
38 end component;  
39  
40  
41 -- Signals to drive the UUT inputs/outputs  
42 signal A_tb : std_logic := '0'; -- Test input for bit 3  
43 signal B_tb : std_logic := '0'; -- Test input for bit 2  
44 signal C_tb : std_logic := '0'; -- Test input for bit 1  
45 signal D_tb : std_logic := '0'; -- Test input for bit 0  
46 signal F_tb : std_logic; -- Output signal for the function  
47  
48 begin  
49  
50  
51 -- Instantiate the Unit Under Test (UUT)  
52 UUT: Minterms  
53     port map (  
54         A => A_tb,  
55         B => B_tb,  
56         C => C_tb,  
57         D => D_tb,  
58         F => F_tb  
59     );  
60  
61  
62 -- Stimulus Process: apply different combinations and observe output  
63  
64 stim_proc: process  
65 begin  
66     -- Hold reset state for 100 ns  
67     wait for 100 ns;  
68  
69     -- Test case 1: "0001" => A=0, B=0, C=0, D=1 => F should be '1'  
70     A_tb <= '0'; B_tb <= '0'; C_tb <= '0'; D_tb <= '1';  
71     wait for 100 ns;  
72  
73     -- Test case 2: "0011" => A=0, B=0, C=1, D=1 => F should be '1'  
74     A_tb <= '0'; B_tb <= '0'; C_tb <= '1'; D_tb <= '1';  
75     wait for 100 ns;  
76  
77     -- Test case 3: "1001" => A=1, B=0, C=0, D=1 => F should be '1'  
78     A_tb <= '1'; B_tb <= '0'; C_tb <= '0'; D_tb <= '1';  
79     wait for 100 ns;  
80  
81     -- Test case 4: "1011" => A=1, B=0, C=1, D=1 => F should be '1'  
82     A_tb <= '1'; B_tb <= '0'; C_tb <= '1'; D_tb <= '1';  
83     wait for 100 ns;  
84  
85     -- Test case 5: "0100" => A=0, B=1, C=0, D=0 => F should be '0'  
86     A_tb <= '0'; B_tb <= '1'; C_tb <= '0'; D_tb <= '0';  
87     wait for 100 ns;  
88  
89     -- Test case 6: "1100" => A=1, B=1, C=0, D=0 => F should be '0'  
90     A_tb <= '1'; B_tb <= '1'; C_tb <= '0'; D_tb <= '0';  
91     wait for 100 ns;  
92  
93     --wait;  
94 end process;  
95  
96 end Behavioral;
```


## Test Case 1

Input Values: A = 0, B=0, C=0, D=1


Output Value: F = 1 (as expected)

Simulation Time: 56,651,866 ns

Observation: The output line is high while the binary number 1 is at the input line, confirming the operation of the Minterms function



The board exhibits on LED (M5) output.



## Test Case 2

Input Values: A = 0, B=1, C=0, D=0


Output Value: F = 0 (as expected)

Simulation Time: 56,643,869 ns

Observation: The output line is low while the binary number 4 is at the input line, confirming the operation of the Minterms function.



The board exhibits off LED (M5) output.



### Test Case 3

Input Values: A = 1, B=0, C=1, D=1


Output Value: F = 1 (as expected)

Simulation Time: 56,642,354 ns

Observation: The output line is high while the binary number 11 is at the input lines, confirming the operation of the Minterms function.



The board exhibits on LED (M5) output.



## Task 5

### 8:1 Multiplexer


VHDL code

```
1  -----
2  -- Company: NYU Abu Dhabi
3  -- Engineer: Aman Sunesh, Demarce Williams
4  --
5  -- Create Date: 23:36:12 09/02/2025
6  -- Design Name: 8-to-1 Multiplexer Implementation
7  -- Module Name: Multiplexer - Behavioral
8  -- Project Name: Advanced Digital Logic Task 5 - Multiplexer
9  -- Target Devices: FPGA
10 -- Tool versions: Xilinx
11 -- Description:
12 -- This VHDL module implements an 8-to-1 multiplexer using behavioral modeling.
13 -- The multiplexer selects one of the 8 input signals (A) based on the 3-bit select input (S)
14 -- and routes the selected input to the output (F).
15 --
16 -- Dependencies:
17 -- Standard IEEE 1164 logic libraries.
18 --
19 -- Revision:
20 -- Revision 0.01 - File Created
21 --
22 -- Additional Comments:
23 --
24 -----
25 library IEEE;
26 use IEEE.STD_LOGIC_1164.ALL;
27
28 -- Entity declaration for the 8-to-1 multiplexer
29 entity Multiplexer is
30     Port ( A : in STD_LOGIC_VECTOR(7 downto 0); -- 8-bit input vector (A(0) to A(7))
31             S : in STD_LOGIC_VECTOR(2 downto 0); -- 3-bit select input to choose one of the inputs
32             F : out STD_LOGIC); -- Output signal representing the selected input
33 end Multiplexer;
34
35 -----
36 -- Architecture defining the behavior of the 8-to-1 multiplexer
37 architecture Behavioral of Multiplexer is
38 begin
39     -- Process block to select the appropriate input based on the value of S
40     process(S, A)
41     begin
42         -- Use a case statement to route the appropriate input bit to F
43         case S is
44             when "000" => -- Select input A(0) when S = "000"
45                 F <= A(0);
46             when "001" => -- Select input A(1) when S = "001"
47                 F <= A(1);
48             when "010" => -- Select input A(2) when S = "010"
49                 F <= A(2);
50             when "011" => -- Select input A(3) when S = "011"
51                 F <= A(3);
52             when "100" => -- Select input A(4) when S = "100"
53                 F <= A(4);
54             when "101" => -- Select input A(5) when S = "101"
55                 F <= A(5);
56             when "110" => -- Select input A(6) when S = "110"
57                 F <= A(6);
58             when "111" => -- Select input A(7) when S = "111"
59                 F <= A(7);
60             when others => -- Default case: output '0' if S is outside the expected range
61                 F <= '0';
62         end case;
63     end process;
64 end Behavioral;
```

## Constraint File Implementation:

```
1 # Specify the I/O standard to match the external device voltage levels.  
2 # This ensures proper signal integrity, compatibility, and power optimization.  
3  
4 NET "S(2)" LOC = "N3" | IOSTANDARD = LVCMOS33;  
5 NET "S(1)" LOC = "E2" | IOSTANDARD = LVCMOS33;  
6 NET "S(0)" LOC = "F3" | IOSTANDARD = LVCMOS33;  
7  
8  
9 NET "A(7)" LOC = "G3" | IOSTANDARD = LVCMOS33;  
10 NET "A(6)" LOC = "B4" | IOSTANDARD = LVCMOS33;  
11 NET "A(5)" LOC = "K3" | IOSTANDARD = LVCMOS33;  
12 NET "A(4)" LOC = "L3" | IOSTANDARD = LVCMOS33;  
13 NET "A(3)" LOC = "P11" | IOSTANDARD = LVCMOS33;  
14 NET "A(2)" LOC = "A7" | IOSTANDARD = LVCMOS33;  
15 NET "A(1)" LOC = "M4" | IOSTANDARD = LVCMOS33;  
16 NET "A(0)" LOC = "C11" | IOSTANDARD = LVCMOS33;  
17  
18 NET "F" LOC = "M5" | IOSTANDARD = LVCMOS33;  
19
```

## FPGA Board



## Testbench:

```
1 -----  
2 -- Company: NYU Abu Dhabi  
3 -- Engineer: Aman Sunesh, Demarce Williams  
4 --  
5 -- Create Date: 23:50:12 09/02/2025  
6 -- Design Name: Multiplexer Testbench  
7 -- Module Name: Multiplexer_TB - Behavioral  
8 -- Project Name: Advanced Digital Logic Task 5 - Multiplexer  
9 -- Target Device: FPGA  
10 -- Tool versions: Xilinx  
11 -- Description:  
12 -- VHDL Test Bench created to test the functionality of the 8-to-1 multiplexer (Multiplexer).  
13 -- The testbench verifies the output (F_tb) based on different combinations of the input vector (A_tb)  
14 -- and the select input (S_tb).  
15 --  
16 -- Dependencies:  
17 -- Standard IEEE 1164 logic libraries.  
18 -----  
19 library IEEE;  
20 use IEEE.STD_LOGIC_1164.ALL;  
21  
22 -- Entity declaration for the testbench  
23 entity Multiplexer_TB is  
24 end Multiplexer_TB;  
25  
26 -- Architecture defining the behavior of the testbench  
27 architecture Behavioral of Multiplexer_TB is  
28  
29     -- Component Declaration for the Unit Under Test (UUT)  
30     component Multiplexer  
31         port(  
32             A : in std_logic_vector(7 downto 0); -- 8-bit input  
33             S : in std_logic_vector(2 downto 0); -- 3-bit select input  
34             F : out std_logic; -- Output signal for the selected input  
35         );  
36     end component;  
37  
38     -- Input signals to test the multiplexer  
39     signal A_tb : std_logic_vector(7 downto 0) := "00000000"; -- Test input vector  
40     signal S_tb : std_logic_vector(2 downto 0) := "000"; -- Test select input  
41     signal F_tb : std_logic; -- Test output signal  
42  
43 begin  
44  
45     -- Instantiate the Unit Under Test (UUT) and connect it to the test signals  
46     UUT: Multiplexer port map (  
47         A => A_tb,  
48         S => S_tb,  
49         F => F_tb  
50     );  
51  
52  
53     -- Stimulus process: apply input combinations and observe the output  
54     stim_proc: process  
55     begin  
56         -- Hold the initial state for 100 ns  
57         wait for 100 ns;  
58  
59         -- Test case 1: A = "00000001", S = "000" (expect F_tb = '1')  
60         A_tb <= "00000001"; S_tb <= "000";  
61         wait for 1024 ns;  
62  
63         -- Test case 2: A = "00000010", S = "001" (expect F_tb = '1')  
64         A_tb <= "00000010"; S_tb <= "001";  
65         wait for 512 ns;  
66  
67         -- Test case 3: A = "00000100", S = "010" (expect F_tb = '1')  
68         A_tb <= "00000100"; S_tb <= "010";  
69         wait for 256 ns;  
70  
71         -- Test case 4: A = "00000100", S = "011" (expect F_tb = '1')  
72         A_tb <= "00000100"; S_tb <= "011";  
73         wait for 128 ns;  
74  
75         -- Test case 5: A = "00010000", S = "100" (expect F_tb = '1')  
76         A_tb <= "00010000"; S_tb <= "100";  
77         wait for 64 ns;  
78  
79         -- Test case 6: A = "00100000", S = "101" (expect F_tb = '1')  
80         A_tb <= "00100000"; S_tb <= "101";  
81         wait for 32 ns;  
82  
83         -- Test case 7: A = "01000000", S = "110" (expect F_tb = '1')  
84         A_tb <= "01000000"; S_tb <= "110";  
85         wait for 16 ns;  
86  
87         -- Test case 8: A = "10000000", S = "111" (expect F_tb = '1')  
88         A_tb <= "10000000"; S_tb <= "111";  
89         wait for 8 ns;  
90  
91         -- Test case 9: A = "00000000", S = "010" (expect F_tb = '0')  
92         A_tb <= "00000000"; S_tb <= "010";  
93         wait for 4 ns;  
94  
95         --wait;  
96     end process;  
97  
98 end Behavioral;  
99 -----
```

## Test Case 1

Input Values: A = 00100000, S = 101


Output Value: F = 1 (as expected)

Simulation Time: 186 ns

Observation: The output line is high showing that the 6<sup>th</sup> input of A (right to left) is propagated out when binary number 5 is at the selector input line, confirming the expected behavior of the 8:1 Multiplexer operation.



The board exhibits on LED (M5) output.



## Test Case 2

Input Values: A = 00000010, S = 001


Output Value: F = 1 (as expected)

Simulation Time: 186 ns

Observation: The output line is high showing that the 2<sup>nd</sup> input of A (right to left) is propagated out when binary number 1 is at the selector input line, confirming the expected behavior of the 8:1 Multiplexer operation.



The board exhibits on LED (M5) output.



### Test Case 3

Input Values: A = 10000000, S = 111


Output Value: F = 1 (as expected)

Simulation Time: 186 ns

Observation: The output line is high showing that the 8<sup>th</sup> input of A (right to left) is propagated out when binary number 7 is at the selector input line, confirming the expected behavior of the 8:1 Multiplexer operation.



The board exhibits on LED (M5) output.




## Using “With-Select” Statement:


```
1 -----  
2 -- Company: NYU Abu Dhabi  
3 -- Engineer: Aman Sunesh, Demarce Williams  
4 --  
5 -- Create Date: 23:50:33 09/02/2025  
6 -- Design Name: 8-to-1 Multiplexer Using "With-Select"  
7 -- Module Name: Multiplexer_With_Select - Behavioral  
8 -- Project Name: Advanced Digital Logic Task 5 - Multiplexer Using "With-Select"  
9 -- Target Devices: FPGA  
10 -- Tool versions: Xilinx  
11 -- Description:  
12 -- This VHDL module implements an 8-to-1 multiplexer using the "with-select" statement.  
13 -- The multiplexer selects one of the 8 input signals (A) based on the 3-bit select input (S)  
14 -- and routes the selected input to the output (F).  
15 --  
16 -- Dependencies:  
17 -- Standard IEEE 1164 logic libraries.  
18 --  
19 -- Revision:  
20 -- Revision 0.01 - File Created  
21 --  
22 -- Additional Comments:  
23 --  
24 -----  
25 library IEEE;  
26 use IEEE.STD_LOGIC_1164.ALL;  
27  
28 -- Entity declaration for the 8-to-1 multiplexer  
29 entity Multiplexer_With_Select is  
30     Port ( A : in STD_LOGIC_VECTOR(7 downto 0); -- 8-bit input vector (A(0) to A(7))  
31             S : in STD_LOGIC_VECTOR(2 downto 0); -- 3-bit select input to choose one of the inputs  
32             F : out STD_LOGIC); -- Output signal representing the selected input  
33 end Multiplexer_With_Select;  
34  
35  
36 -- Architecture defining the behavior of the 8-to-1 multiplexer using "with-select"  
37 architecture Behavioral of Multiplexer_With_Select is  
38  
39 begin  
40     -- With-select construct: based on the value of S, route the appropriate input to F  
41     with S select  
42         F <= A(0) when "000", -- Select input A(0) when S = "000"  
43                     A(1) when "001", -- Select input A(1) when S = "001"  
44                     A(2) when "010", -- Select input A(2) when S = "010"  
45                     A(3) when "011", -- Select input A(3) when S = "011"  
46                     A(4) when "100", -- Select input A(4) when S = "100"  
47                     A(5) when "101", -- Select input A(5) when S = "101"  
48                     A(6) when "110", -- Select input A(6) when S = "110"  
49                     A(7) when "111", -- Select input A(7) when S = "111"  
50                     '0' when others; -- Default case: output '0' if S is outside the expected range  
51  
52 end Behavioral;  
53  
54
```

## Test cases


- i.     Selector Signal: 000  
Input Signal Propagated Out: 0



- ii.    Selector Signal: 110  
Input Signal Propagated Out: 6



- iii. Selector Signal: 011  
Input Signal Propagated Out: 3




## Using “When-Else” Statement:


```
1 -----
2 -- Company: NYU Abu Dhabi
3 -- Engineer: Aman Sunesh, Demarce Williams
4 --
5 -- Create Date: 00:00:15 09/02/2025
6 -- Design Name: 8-to-1 Multiplexer Using "When-Else"
7 -- Module Name: Multiplexer_When_Else - Behavioral
8 -- Project Name: Advanced Digital Logic Task 5 - Multiplexer Using "When-Else"
9 -- Target Devices: FPGAs
10 -- Tool versions: Xilinx
11 -- Description:
12 -- This VHDL module implements an 8-to-1 multiplexer using the "when-else" statement.
13 -- The multiplexer selects one of the 8 input signals (A) based on the 3-bit select input (S)
14 -- and routes the selected input to the output (F).
15 --
16 -- Dependencies:
17 -- Standard IEEE 1164 logic libraries.
18 --
19 -- Revision:
20 -- Revision 0.01 - File Created
21 --
22 -- Additional Comments:
23 --
24 -----
25 library IEEE;
26 use IEEE.STD_LOGIC_1164.ALL;
27
28 -- Entity declaration for the 8-to-1 multiplexer
29 entity Multiplexer_When_Else is
30     Port ( A : in STD_LOGIC_VECTOR(7 downto 0);
31            S : in STD_LOGIC_VECTOR(2 downto 0);
32            F : out STD_LOGIC);
33 end Multiplexer_When_Else;
34
35 -- Architecture defining the behavior of the 8-to-1 multiplexer using "when-else"
36 architecture Behavioral of Multiplexer_When_Else is
37
38 begin
39
40     -- When-else statement: based on the value of S, route the appropriate input to F
41     F <= A(0) when S = "000" else -- Select input A(0) when S = "000"
42         A(1) when S = "001" else -- Select input A(1) when S = "001"
43         A(2) when S = "010" else -- Select input A(2) when S = "010"
44         A(3) when S = "011" else -- Select input A(3) when S = "011"
45         A(4) when S = "100" else -- Select input A(4) when S = "100"
46         A(5) when S = "101" else -- Select input A(5) when S = "101"
47         A(6) when S = "110" else -- Select input A(6) when S = "110"
48         A(7) when S = "111" else -- Select input A(7) when S = "111"
49         '0';                      -- Default case: output '0' if S is outside the expected range
50
51 end Behavioral;
52
53
```

Test Cases:

- i. Selector Signal: 010  
Input Signal Propagated Out: 2




- ii. Selector Signal: 100  
Input Signal Propagated Out: 4



iii. Selector Signal: 101

Input Signal Propagated Out: 5

Since bit 5 is low, the LED stays off. Despite bit 3 being, on its signal does not propagate out as the selector signal for three (011) is not at the input



Q.1.) What VHDL programming difference in architecture you have seen between Case statements and the With-Select/When-Else statements. Are they all initialized and implemented in the same way within the Architecture, or implemented differently?

**Ans:** In VHDL, case statements typically appear inside a process and handle multiple branches in a structured way (e.g., “when X => do something”). On the other hand, with-select and when-else are concurrent statements that assign an output based on the input condition without requiring a process. “With-select” provides a compact way to assign a single output, whereas “when-else” can tend to be more readable when handling a series of conditions. Despite these syntactical differences, all three approaches implement exactly the same multiplexer functionality. They differ mainly in how the code is written and the logic is organized, not in the final functionality or initialization.