
b. Design a sequential logic circuit for the given state diagram, using RS-flip flop.



32. a. Design a mod-12 synchronous counter using T-flip flop.

(OR)

- b. Describe the following DAC with a neat diagrams.
  - Weighted resistor type
  - (ii) R-2R ladder type

*	*	*	*	þ

	Reg. No.								
--	----------	--	--	--	--	--	--	--	--

## B.Tech. DEGREE EXAMINATION, NOVEMBER 2019

Third Semester

### 18CSS201J - ANALOG AND DIGITAL ELECTRONICS

(For the candidates admitted during the academic year 2018-2019 onwards)

<b>B</b> T		
N	ota.	
Τď	uic.	

- Part A should be answered in OMR sheet within first 45 minutes and OMR sheet should be handed over to hall invigilator at the end of 45<sup>th</sup> minute.
- Part B and Part C should be answered in answer booklet. (ii)

an•	DOM:	TT
I ime	Three	HAllro
THIC.	111100	1 11/1/11/11

Max. Marks: 100

- $PART A (20 \times 1 = 20 Marks)$ Answer ALL Questions 1. Which type of power amplifier is based for operation at less than 180° of the cycle? (A) Class A (B) Class B or AB (C) Class C (D) Class D 2. Which of the following is not an example for non-sinusoidal oscillator? (A) Saw tooth generators (B) Blocking oscillators (C) Multivibrator (D) Crystal oscillators 3. Which operating condition is satisfied by the transistor if it is supposed to function in cut-off region? (A)  $V_{CE} > 0$ (B)  $V_{CE} = 0$ (C)  $V_{CE} < 0$ (D)  $V_{CE} = V_{CC}$ 4. The inverting operational amplifier has gain of -1000 and feedback resistance (R<sub>f</sub>) = 1 m $\Omega$ , find the value of input resistance  $(R_i)$  = (A)  $1 \text{ k}\Omega$ (B)  $100 \Omega$ (C)  $100 \text{ k}\Omega$ (D)  $10 \text{ k}\Omega$ 5. If the digital IC family has a fan out of 6, it implies that the gate can supply the current to of same family. (A) 6 inputs (B) 6 outputs (C) 12 nodes (D) 12 branches 6. Which type of unipolar logic family exhibits its usability for the applications requiring low power consumption?
  - (A) PMOS

(B) NMOS

(C) CMOS

- (D) ECL
- \_ is the bipolar logic families which is specifically adopted for high speed applications.
- (A) DTL
- (C) ECL

(B) TTL

(D) I<sup>2</sup>L

8.	FPG	A stands for		
	(A)	Field-programmable gate array Function-propagation gate array		Field-propagation gate array Function-programmable gate array
9.	A m	ultiplexer with three selection line inpu	ts rep	presents:
		4:1 mux		8:1 mux
	` /	16:1 mux	` '	32:1 mux
4	(0)	10.1 mux	(D)	52.1 max
10.		many 3 line-to-8 line decoders are req	•	
	(A)	1	(B)	2
	(C)	4	(D)	8
11.		gate is best suitable for basic com-	parate	or.
		NOR	-	OR
		Exclusive-OR		AND
	(0)	LACIUSIVC-OR	(1)	AND
10	XX71.:	-1641 - 6-11		to at a farma forma?
12.		ch of the following expressions in in th	_	
		(A+B)(C+D)	` '	(AB) (CD)
	(C)	AB (CD)	(D)	AB + CD
13.	Best	examples for the use of an S-R flip flo	p is	
		Transition pulse generator		Racer
				Astable oscillator
	(0)	Switch desounces	(2)	
1.4	The	truth table for an S-R flip flop has how	man	v volid entries
14.				
	(A)		(B)	
	(C)	3	(D)	4
15.		en both inputs of a J-K flip-flop cycle is		
	(A)	be invalid	(B)	Change
	(C)	Not change	(D)	Toggle
	` '			4
16.	The	logic circuits whose outputs at any ins	stant	of time depend only on the present input but
		on the past outputs are called		***************************************
		Combinational circuits	· (B)	Sequential circuits
	(C)	Mux	(D)	Full adder
17.		register is a type of		
	(A)	Sequential circuit	(B)	Combinational circuit
	(C)	CPU	(D)	Latches
		12		
18.	Reg	isters are classified into types.		2
6	(A)		(B)	3
	(C)		(D)	
		7	$(\mathcal{D})$	5
1.0	001	WD22 1 C		
19.		"D" register stands for	/~`	
	`	Delay	` /	Decrement
	(C)	Data	(D)	Decay

20.	The	main difference b	elween:	a register and	a cou	inter is	3		
	(A)	Register has no	specific	sequence of	(B)	Counter has n	o specific	sequence	of states
		states							

(C) A registers counts data

(D) Register can store one bit data but counter has N-bit

# $PART - B (5 \times 4 = 20 Marks)$ Answer ANY FIVE Questions

- 21. List out the uses of BJT.
- 22. Write short notes on the effects of negative feedback amplifier.
- 23. Design the logic present in transistor as switch with related logic table.
- 24. Compare PMOS and NMOS.
- 25. Write short notes on magnitude comparator.
- 26. Design a D-flip flop with truth table, circuit diagram and characteristics equation.
- 27. List out the applications of shift registers.

## $PART - C (5 \times 12 = 60 Marks)$ Answer ALL Questions

28. a. With a neat circuit, describe the operation of voltage shunt feedback amplifier and derive the expression for input impedance, output impedance and transresistance.

#### (OR)

- b. Explain the following, with a neat diagram
  - (i) UJT-relaxation oscillator
  - (ii) 555 timer
- 29. a. Describe the operation of TTL logic family with related circuit diagram.

#### (OK

- b. Analyze and explain the concept of different types of CMOS logic circuit with a neat sketch.
- 30. a. Find the minimal SOP for the Boolean expression,  $F(A,B,C,D) = \Sigma m(1,2,3,7,8,9,10,11,14,15)$  using Quine McCluskey method.

## (OR)

- b. Explain the operation of the following
  - (i) 8:1 multiplexer with neat logic diagram
  - (ii) 1:8 demultiplexer with neat logic diagram
- 31. a. Design the operation of master-slave JK-flip flop with positive and negative clock pulses with neat diagram.

(OR)