28. a.i.	Write the sequence of operation to fetch word from Memory.	5	2	4	1.6.1
ii.	Categorize the different ways to design the control unit.	5	2	3	1.6.1
	(OR)				
b.	What is meant by pipeline hazard? Discuss in detail about the types of hazards?	10	3	3	1.6.1
20		10	3	4	1.61.
29. a.	29. a. Classify the different types of Computer Architecture proposed by Flynn's.				
	(OR)				
b.	Discuss in detail the cache coherence problem and the protocol that is used to overcome cache coherence.	10	3	4	1.6.1
30. a.	Discuss the possible methods for specifying where memory blocks are placed in the cache.	10	4	5	1.6.1
	placed in the cache.				
	(OR)				
b.i.	Differentiate Memory mapped I/O and I/O mapped I/O.	5	2	5	1.6.1
ii.	Write a short note on DMA data transfer.	5	2	5	1,6,1

Reg. No.

B.Tech. DEGREE EXAMINATION, MAY 2022

Third & Fifth Semester

18CSC203J - COMPUTER ORGANIZATION AND ACHITECTURE

(For the candidates admitted from the academic year 2018-2019 to 2019-2020)

Note: (i) (ii)		Part - A should be answered in OMR sheet within first 40 minutes and OMR sheet over to hall invigilator at the end of 40 th minute. Part - B should be answered in answer booklet.	,	uld b	e ha	nded
Time	: 21	名 Hours	Ma	x. M	arks	s: 75
		PART – A $(25 \times 1 = 25 \text{ Marks})$ Answer ALL Questions	Marks	BL	со	PO
	1.	Which memory unit is used for reducing the access time from memory? (A) DRAM (B) SRAM	1	1	1	1.6.1
	2.	In Big Indian format, of 64 bit data, what is the starting byte address of the	1	2	1	1.6.1
		aligned words? (A) 0, 8, 16 (B) 0, 2, 4 (C) 0, 4, 8 (D) 2, 4, 6				
	3.	In which type of addressing there is no memory related operation? (A) Register Indirect Addressing (B) Register Addressing (C) Direct Addressing (D) Indirect Addressing	1	1	1	1.6.1
	4.	Which of the following registers are used for performing count operation in 8086?	1	1	1	1.6.1
		(A) BX (C) CX (B) AX (D) DX				
	5.	A DB 30 DUP ('Hi'), how many bytes of memory are defined and reserved by this instruction?	1	2	1	1.6.1
		(A) 60 (C) 40 (B) 30 (D) 32				
	6.	-7 is represented in computer system as (A) 1 0 1 0 (B) 1 1 1 1 1 (C) 1 1 0 1 (D) 1 0 0 1	1	2	2	1.6.1
	7.	How many full address are used in 4 – bit binary adder circuits? (A) 6 (B) 4 (C) 8 (D) 2	1	1	2	1.6.1
	8.	What is the recoded value of 10111101100 using Booth recoding? (A) -1 +1 0 0 0 -1 +1 0 -1 0 (B) +1 -1 0 0 0 +1 -1 0 -1 0	1	2	2	1.6.1

Page 4 of 4 23MA3&518CSC203J

Page 1 of 4

(C) -1 +1 0 0 0 -1 0 0 -1 0 (D) 0 0 0 -1 +1 0 0 +1 -1 -1

23MA3&518CSC203J

before the su the wait time	or more carry bits (B) m, which reduces	after the sum, which reduces the wait time	1 1	2	1.6.1		Scheduler shift threads in (A) Multi-level queue scheduling (C) Round Robin Fashion	(B) Priority Scheduling (D) Multi-Level feedback queue scheduling		2	4	1.6.1
	n, which increases	after the sum, which increases the wait time				20.	A write is only performed liberally in(A) Modified state only(C) Shared State only	n MESI protocol, if the each line is in (B) Shared state on Invalid State (D) Either Modified or Exclusive		2	4	1.6.1
10. The size of mantis	sa fraction in double p	recision floating point number is	1 1	2	1.6.1			State	-			
(A) 51 bit (C) 48 bit	(B) (D)						operation?	nm is not generally used in cache	. 1	1	5	1.6.1
	ory Data Register (B)	IR – Instruction Register		3 1	1.6.1		(A) LIFO (C) LRU	(B) FIFO (D) Random				
(C) PC – Progran	n Counter (D)	MAR – Memory Address Register					If the main memory is 4 GB, cache 1KB, then what is the tag size for an (A) 8	memory size is 16MB, block size is 8 way associate cache? (B) 9	1	2	5	1.6.1
12. In micro programm (A) Machine Inst (C) Utility Tools	ruction (B)	als are generated by System Programs System Files	1 1	3	1.6.1		(C) 10	(D) 11		40	5	1.6.1
13. Each phase of the	pipeline must be comp	leted within the cycle of	1 2		1.6.1		bit is used to signify the upon (A) Flag bit (C) Update bit	(B) Reference bit (D) Duty bit			3	1.0.1
(A) 1 (C) 3	(B) (D)	4					memory is called as	ogram blocks to or from the physical	1	1	5	1.6.1
14. What approach is a software? (A) Operand Form	The state of the s	dependencies when dealing with Bubbling	1 1	3	1.6.1		(A) Paging (C) Overlays	(B) Virtual Memory(D) Framing	7/			
(C) NoP	(D)	Wait Signal	24 IA			25.	The method which offers higher spec (A) Interrupts	(B) Memory Mappy	1	1	5	1.6.1
15 is used (A) Control step (C) Index Counted		ontrol steps Program Counter Binary Counter		3 1	1.6.1		(C) Program – Controlled I/O	(D) DMA				
16. The sun micro sys		The state of the s	1 1	4 1	1.6.1		$PART - B (5 \times 10 = Answer ALL Q)$		Marks	BL	СО	PO _
(A) CISC (C) ULTRA SPA	(B)	ISA RISC				26. a.	Illustrate with examples the different		10	4	1	1.6.1
is the a	nother name given to l	Multi-threading	1 1	4 1	1.6.1		(OR)					
(A) Simultaneity(C) Concurrency	, ,	Gross current Recurrent				b.i.	Write an ALP to perform 8 bit additi	on of two numbers.	6	3	1	1.6.1
18. Which class of sy	stems belongs to Von	Neumann Computer	1 2	4 1	1.6.1	ii.	With a neat sketch explain the steps i	in processing an instruction.	4	3	1	1.6.1
(A) Single Inst Data	ruction Multiple (B)	Multiple Instruction Multiple Data				27. a.i.	Convert 3251.1732 to single precision	on format.	4	3	2	1.6.1
(C) Multiple In Data	struction Single (D)	Single Instruction single data				ii.	Apply Booth's Algorithm to multiply	y the signed numbers +13 and -6.	6	3	2	1.6.1
						b.	(OR) Use restoring division and perform d	livision of 8 by 3.	10	3	2	1.6.1

Page 2 of 4