		NATION, NOVEMBER 2019 emester						
Note:	18CSC203J – COMPUTER ORGANIZATION AND ARCHITECTURE (For the candidates admitted during the academic year 2018-2019 onwards)							
(i) (ii)	Part - A should be answered in OMR sheet within first 45 minutes and OMR sheet should be handed over to hall invigilator at the end of 45 th minute. Part - B and Part - C should be answered in answer booklet.							
Time: T	hree Hours		Max. Marks: 100					
		× 1 = 20 Marks) L Questions	× .					
1.	 The instruction → Add LOCA, Ro (A) Adds the value of LOCA to Ro and stores in the temp register (C) Adds the value of both LOCA and Ro and stores it in Ro 	LOCA	CA with a value in					
2.	is used to choose between increme (A) Conditional codes (C) Control unit	enting the PC (or) performing Al (B) Multiplexer (D) Demultiplexer	LU operations.					
3.	Which memory device is generally made of (A) RAM (C) Floppy disk	of semiconductors? (B) Hard disk (D) CD						
4.	The instruction MOV AX, # 0005H belong (A) Register (C) Immediate	gs to the addressing mode (B) Direct (D) Register relative						
5.	Perform binary addition of 110H 0010 is _ (A) 1110 (C) 0111	(B) 1111 (D) 11101	e"					
6.	Booth's algorithm is applied on (A) Decimal numbers (C) Hexadecimal numbers	(B) Binary numbers(D) Octal numbers						
7,	is a straight forward method of r (A) Radix (C) Sign magnitude	representing positive and negative (B) Complement (D) Encode	ve number.					

8. The sign magnitude representation of -9 is _____.

(A) 00001001 (B) 11111001

(C) 10001001 (D) 11001

Reg. No.

9.	The	pipelining process is also called as							
	(A)	Superscalar operation	(B)	Assembly line operation					
	(C)	Von Neumann cycle	(D)	Harvard cycle					
10.	0. The situation where in the data of operands are not available is called								
	(A)	Data hazard	(B)	Stock					
	(C)	Dead lock	(D)	Structural hazard					
	()								
11.	A word whose individual bits represent a control signal is								
				Control word					
	` '			Generation word					
	(-)		(-)						
12.	Each stage in pipelining should be completed within cycle.								
	(A)		(B)						
	(C)		(D)						
	(0)	150000000000000000000000000000000000000	(D)						
13	Whe	n instruction 'i' and instruction 'i' tend	ls to	write in same register (or) memory location,					
15.		called	15 10	write in sume register (or) memory received,					
			(B)	Output dependence					
	. ,			Digital call					
	(C)	ideal pipeline	(D)	Digital call					
1.4	CTM	D represents an argonization that							
14.		D represents an organization that	(D)	Represents organization of single computer					
	(A)			-					
		of processing several programs at		containing a control unit, processor unit					
	(C)	same time	(D)	Defend to a greatern conclude of processing					
	(C)			Refers to a system capable of processing					
		under the supervision of a common		single program at a same time					
1.5	¥ 7	control unit		761					
15.		Neumann architecture is	(D)	CD CD					
	` '	SISD	(B)	SIMD					
	(C)	MIMD	(D)	MISD					
1.0	3 6 1								
16.	Mul		1 .	C					
		tithreading allows multiple-threads for s							
	(A)	Multiple processor	(B)	Single processor					
	(A)		(B)						
	(A) (C)	Multiple processor Dual core	(B) (D)	Single processor Core i5					
17.	(A) (C) The	Multiple processor Dual core correspondence between the main mem	(B) (D) nory l	Single processor Core i5 blocks and those in that cache is given by					
17.	(A) (C) The (A)	Multiple processor Dual core correspondence between the main mem Hash function	(B) (D) nory l (B)	Single processor Core i5 blocks and those in that cache is given by Mapping function					
17.	(A) (C) The (A)	Multiple processor Dual core correspondence between the main mem	(B) (D) nory l (B)	Single processor Core i5 blocks and those in that cache is given by					
	(A) (C) The (A) (C)	Multiple processor Dual core correspondence between the main mem Hash function Locale function	(B) (D) nory l (B) (D)	Single processor Core i5 blocks and those in that cache is given by Mapping function Assign function					
	(A) (C) The (A) (C)	Multiple processor Dual core correspondence between the main mem Hash function Locale function temporal aspect of the locality of refere	(B) (D) nory b (B) (D) ence i	Single processor Core i5 blocks and those in that cache is given by Mapping function Assign function means					
	(A) (C) The (A) (C)	Multiple processor Dual core correspondence between the main mem Hash function Locale function temporal aspect of the locality of refere That the recently executed	(B) (D) nory b (B) (D) ence i	Single processor Core i5 blocks and those in that cache is given by Mapping function Assign function means That the recently executed instruction is					
	(A) (C) The (A) (C) The (A)	Multiple processor Dual core correspondence between the main mem Hash function Locale function temporal aspect of the locality of refere That the recently executed instruction won't be executed soon	(B) (D) nory l (B) (D) ence n (B)	Single processor Core i5 blocks and those in that cache is given by Mapping function Assign function means That the recently executed instruction is temporarily not referred					
	(A) (C) The (A) (C) The (A)	Multiple processor Dual core correspondence between the main mem Hash function Locale function temporal aspect of the locality of refere That the recently executed instruction won't be executed soon That the recently executed	(B) (D) nory b (B) (D) ence t (B)	Single processor Core i5 blocks and those in that cache is given by Mapping function Assign function means That the recently executed instruction is temporarily not referred That recently executed instruction will					
	(A) (C) The (A) (C) The (A)	Multiple processor Dual core correspondence between the main mem Hash function Locale function temporal aspect of the locality of refere That the recently executed instruction won't be executed soon	(B) (D) nory b (B) (D) ence t (B)	Single processor Core i5 blocks and those in that cache is given by Mapping function Assign function means That the recently executed instruction is temporarily not referred That recently executed instruction will					
	(A) (C) The (A) (C) The (A)	Multiple processor Dual core correspondence between the main mem Hash function Locale function temporal aspect of the locality of refere That the recently executed instruction won't be executed soon That the recently executed instruction will be executed soon again	(B) (D) nory l (B) (D) ence n (B) (D)	Single processor Core i5 blocks and those in that cache is given by Mapping function Assign function means That the recently executed instruction is temporarily not referred That recently executed instruction will never be executed again					
	(A) (C) The (A) (C) (C)	Multiple processor Dual core correspondence between the main mem Hash function Locale function temporal aspect of the locality of refere That the recently executed instruction won't be executed soon That the recently executed instruction will be executed soon	(B) (D) nory b (B) (D) ence t (B) (D)	Single processor Core i5 blocks and those in that cache is given by Mapping function Assign function means That the recently executed instruction is temporarily not referred That recently executed instruction will never be executed again					
18.	(A) (C) The (A) (C) (C)	Multiple processor Dual core correspondence between the main mem Hash function Locale function temporal aspect of the locality of refere That the recently executed instruction won't be executed soon That the recently executed instruction will be executed soon again	(B) (D) nory b (B) (D) ence t (B) (D)	Single processor Core i5 blocks and those in that cache is given by Mapping function Assign function means That the recently executed instruction is temporarily not referred That recently executed instruction will never be executed again					
18.	(A) (C) The (A) (C) (C)	Multiple processor Dual core correspondence between the main mem Hash function Locale function temporal aspect of the locality of refere That the recently executed instruction won't be executed soon That the recently executed instruction will be executed soon again is used to implement virtual memory	(B) (D) nory l (B) (D) ence n (B) (D) ory on (B)	Single processor Core i5 blocks and those in that cache is given by Mapping function Assign function means That the recently executed instruction is temporarily not referred That recently executed instruction will never be executed again					

20.		translates	the log	gical	address	into	a phy	sical addr	ess.
	(A)	MMU					(B)	Translate	or

(C) Computer

(D) Linker

PART – B ($5 \times 4 = 20$ Marks) Answer ANY FIVE Questions

- 21. Draw and explain the connections between the processor and memory.
- 22. Define byte addressability and what are the two ways the byte address can be assigned across words?
- 23. Write down the steps for non-restoring division.
- 24. What is a pipeline hazard? Mention its types and define each type of hazards.
- 25. Write down the control sequence for MOVE (R₁), R₂.
- 26. Specify the types of parallelism in software and hardware.
- 27. List and explain any four types of ROM.

$$PART - C$$
 (5 × 12 = 60 Marks)
Answer ALL Questions

28. a. List and explain various addressing modes, with its formats and example.

(OR)

- b. Represent the arithmetic statement F = (A B) / (C + D * E) in various instruction formats.
- 29. a. Write booth's algorithm, perform Booth multiplication of -23×-19 .

(OR)

- b. Write restoring division algorithm. Perform restoring division of 10/3.
- 30. a. List and explain the steps involved in the execution of complete instruction.

(OR)

- b. Describe the generation of control signals using hardwires control unit, with necessary diagrams.
- 31. a. Explain Flynn's classification and the four architectures in detail.

(OR)

- b.i. Elaborate on software parallelism and its types.
- ii. Brief about the hardware multithreading.
- 32. a. Discuss on various mapping schemes used in cache design.

(OR)

b. Explain how virtual memory address translation method works based on the concept of fixed length pages? Discuss with a diagram.

* * * * *