COL215P Assignment 1


Aman Kumar 2019CS10324 | Akhila Nenavath 2019CS50417

What we learnt


- Synthesis: to compile the logic gates used in the design
- Implementation: to implement the above design using BASYS3 board
- Bitstream: to convert the implemented design in machine-readable form

What we experimented

- 1. EDA playground
 - We ran the or gate example with shortened testbenches



Ep wave:



- NAND:

```
testbench.vhd +
                                                                                                                                                                                                                                                                                                                                     design.vhd not.vhd *
    | 10 | -- DUT component | 12 | component nand_gate is | 13 | port( | a: in std logic; | b: in std logic; | c: out std logic; | q: out std logic); | rend component; | -- no
                                                                                                                                                                                                                                                                                                                                                   begin
   q <= a and b;
end process;
end rtl;</pre>
                                                                                                                                                                                                                                                                                                                                                  library IEEE;
use IEEE.std_logic_1164.all;
                                                                                                                                                                                                                                                                                                                                               entity nor_gate is

port(

a: in std logic;

b: in std_logic;

q: out std_logic);

end nor_gate;
       19 signal a_in, b_in, q_out: std_logic;
       20
21 begin
                   -- Connect DUT
DUT: nand_gate port map(a_in, b_in, q_out);
                 process
begin
   a_in <= '1';
   b_in <= '1';
   b_in <= '1';
   wait for i ns;
   assert(q_out='0') report "Fail 0/0" severity error;</pre>
                                                                                                                                                                                                                                                                                                                                                 architecture rtl of nor_gate is begin process(a, b) is begin q <= a nor b; end process; end rtl;
                        \begin{array}{l} a\_in <= 'l';\\ b\_in <= '\theta';\\ wait for 1 ns;\\ assert(q\_out='l') \ report "Fail $\theta/l"$ severity error; \\ \end{array}
                                                                                                                                                                                                                                                                                                                                              do library IEEE;
use IEEE.std_logic_1164.all;
                                                                                                                                                                                                                                                                                                                                                 entity nand_gate is port(
                        a_in <= '0';
b_in <= 'X';
wait for 1 ns;
assert(q_out='1') report "Fail 1/X" severity error;
                                                                                                                                                                                                                                                                                                                                             44 port(
a: in std_logic;
45 b: in std_logic;
47 q: out std_logic);
48 end nand_gate;
                        -- Clear inputs
a_in <= '0';
b_in <= '0';
                                                                                                                                                                                                                                                                                                                                            49
50 architecture rtl of nand_gate is
51 begin
52 process(a, b) is
53 begin
54 q <= not(a and b);
55 end process;
56 end rtl;
                      assert false report "Test done." severity note;
 ⊚Log ≼Share
# SLP: Finisnea : ⊎.⊎ [s]
* SLP: Finisned: u.u [s]

# ELAB2: You do not have a license to run VHDL performance optimized simulation. Contact Aldec for ordering information - sales@aldec.com.

# ELAB2: Elaboration final pass complete - time: 0.0 [s].

# KERNEL: Warning: You are using the Riviera-PRO EDU Edition. The performance of simulation is reduced.

# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.

# KERNEL: Kernel process initialization done.

# Allocation: Simulator allocated 5399 kB (elbread-427 elab2-4829 kernel=142 sdf=0)

# KERNEL: ASPE file are contend in a sales@aldec.com.
# Allocation: Simulator allocated 5399 kB (elbread=427 elab2=4829 kernel=142 sdf=6)
# EKRNEL: ASDB file was created in location /home/runner/dataset.asdb
# EXECUTION:: NOTE : Test done.
# EXECUTION:: Time: 3 ns, Iteration: 0, Instance: /testbench, Process: line_26.
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
# VSIM: Simulation has finished.
```

- NOR:

```
testbench.vhd
                                                                                                                                                                                                                                                                                                                               design.vhd not.vhd *
                                                                                                                                                                                                                                                                                                                                        -- Simple OR gate design
2 library IEEE;
3 use IEEE.std_logic_1164.all;
      10 -- DUT component
12 component nor gate is
13 port(
14 a: in std logic;
15 b: in std logic;
16 q: out std logic);
17 end component;
18
                                                                                                                                                                                                                                                                                                                                            entity and_gate is
port(
a: in std logic;
b: in std logic;
q: out std logic);
end and_gate;
       18
19 signal a_in, b_in, q_out: std_logic;
   architecture rtl of and_gate is begin process(a, b) is begin q <= a and b; end process; end rtl;
       21 begin
22
                 DUI. no.__s
process
begin
a in <= '0';
b in <= '0';
wait for 1 ns;
assert(q_out='l') report "Fail 0/0" severity error;
                                                                                                                                                                                                                                                                                                                                            library IEEE;
use IEEE.std_logic_1164.all;
                                                                                                                                                                                                                                                                                                                                            entity nor_gate is port(
                         a_in <= 'X';
b_in <= '1';
wait for 1 ns;
assert(q_out='0') report "Fail 0/1" severity error;
                                                                                                                                                                                                                                                                                                                                             port(
    a: in std_logic;
    b: in std_logic;
    q: out std_logic);
end nor_gate;
                       a_in <= 'l';
b_in <= 'X';
wait for l ns;
assert(q_out='0') report "Fail 1/X" severity error;
                                                                                                                                                                                                                                                                                                                                          architecture rtl of nor_gate is begin process(a, b) is begin q <= a nor b; end process; end rtl;
©Log ← Share

# SLP: Finisned: 0.0 [5]

# ELAB2: You do not have a license to run VHDL performance optimized simulation. Contact Aldec for ordering information - sales@aldec.com.

# ELAB2: Elaboration final pass complete - time: 0.1 [s].

# KERNEL: Warning: You are using the Riviera-PRO EDU Edition. The performance of simulation is reduced.

# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.

# KERNEL: Kernel process initialization done.

# Allocation: Simulator allocated 5399 kB (elbread=427 elab2=4829 kernel=142 sdf=0)
# KENNEL: Kernel process initialization done.

Allocation: Simulator allocated 5399 kB (elbread=427 elab2=4829 kernel=142 sdf=0)

# KENNEL: ASDB file was created in location /home/runner/dataset.asdb

# EXECUTION:: NOTE : Test done.


# EXECUTION:: Time: 3 ns, Iteration: 0, Instance: /testbench, Process: line__26.

# KENNEL: Simulation has finished. There are no more test vectors to simulate.

# VSIM: Simulation has finished.
```


2. Vivado

- OR: simply took 2 switches as input and one led as output



 OR + AND (LED): considered 2 switches for input and created 2 outputs- one led for OR gate and another led for AND gate

Submitted source file, bit file, Constraint file for this.



- OR + AND (7SD) : implemented the same design but with 7 segment display outputs

