

DC-Z · so conceptally, DACs map a binary quantity (2 fraction of the form . 12 bz bz ... bn) Specified by binary values by to by, into an analog voltage; although not evident from the diagram, we presume that the binary inputs are clocked since most digital systems operate according to a uniform clock Element Size Mismatch · major challenge with the DAC is the accuracy with which the binary-weighted elements are constructed -> current sources above must be EXACTLY binary weighted to achieve non-ideal an ideal DAC characteristic Videal (linear) 2 VREF characteristic 2 VREF > Q: What happens if the bz current source is too

· DAC linearity is often given in spec DC-3 sheets and is important for SNR and dynamic range performance · note the voltage associated with the least significant bit (LSB): VLSB = VREF 2 N which defines the smallest allowable change in the DAC characteristic. = errors are often cast in terms of LSB; in fact the true accuracy of a DAC is determined in terms of VLSB -> suppose Vojerror = 0.01 VREE what is the corresponding VLSB! 0.01 VREE = VREE 2-N 2-N = 0.01 take log\_(.) of both sides:  $-N = log_2 lo^2 = -2 log_2(10) = -2 (3.322)$ :. N = 6,64 (6 bits of accuracy)

DC-5 · also: flash, pipelined Nyguist-Rate ADCs and: D-Z Modulator Oversampled ADCs.