# HCPL-2200, HCPL-2219

# Low Input Current Logic Gate Optocouplers



# **Data Sheet**



#### Description


The HCPL-2200/2219 are optically coupled logic gates that combine a GaAsP LED and an integrated high gain photo detector. The detector has a three state output stage and has a detector threshold with hysteresis. The three state output eliminates the need for a pullup resistor and allows for direct drive of data busses. The hysteresis provides differential mode noise immunity and eliminates the potential for output signal chatter.

A superior internal shield on the HCPL-2219 guarantees common mode transient immunity of 2.5 kV/ $\mu$ s at a common mode voltage of 400 volts.

The Electrical and Switching Characteristics of the HCPL-2200/2219 are guaranteed over the temperature range of 0°C to 85°C and a  $V_{\rm CC}$  range of 4.5 volts to 20 volts. Low I<sub>F</sub> and wide  $V_{\rm CC}$  range allow compatibility with TTL, LSTTL, and CMOS logic and result in lower power consumption compared to other high speed optocouplers. Logic signals are transmitted with a typical propagation delay of 160 nsec.

The HCPL-2200/2219 are useful for isolating high speed logic interfaces, buffering of input and output lines, and implementing isolated line receivers in high noise environments.

#### **Functional Diagram**



#### **Features**

- 2.5 kV/ $\mu$ s minimum Common Mode Rejection (CMR) at  $V_{CM} = 400$  V (HCPL-2219)
- · Compatible with LSTTL, TTL, and CMOS logic
- Wide V<sub>CC</sub> range (4.5 to 20 V)
- · 2.5 Mbd guaranteed over temperature
- Low input current (1.6 mA)
- Three state output (no pullup resistor required)
- Guaranteed performance from 0°C to 85°C
- Hysteresis
- Safety approval
  - UL recognized -3750 V rms for 1 minute
  - CSA approved
  - IEC/EN/DIN EN 60747-5-2 approved with  $V_{\text{IORM}} = 630 \; V_{\text{peak}}$  (HCPL-2219 Option 060 only)
- MIL-PRF-38534 hermetic version available (HCPL-5200/1)

#### **Applications**

- · Isolation of high speed logic systems
- · Computer-peripheral interfaces
- Microprocessor system interfaces
- · Ground loop elimination
- · Pulse transformer replacement
- · Isolated buss driver
- · High speed line receiver

LED	ENABLE	OUTPUT
ON	Н	Z
OFF	Н	Z
ON	L	н
OFF	L	L

TRUTH TABLE (POSITIVE LOGIC)

A 0.1 µF bypass capacitor must be connected between pins 5 and 8.

CAUTION: It is advised that normal static precautions be taken in handling and assembly of this component to prevent damage and/or degradation which may be induced by ESD.

# **Selection Guide**

Minimur	Minimum CMR		8-Pin DIP (	300 Mil)	Small-Outline SO-8	Widebody (400 Mil)	Hermetic	
dV/dt (V/μs)	V <sub>CM</sub> (V)	Input On- Current (mA)	Single Channel Package	Dual Channel Package	Single Channel Package	Single Channel Package	Single and Dual Channel Packages	
1,000	50	1.6	HCPL-2200 <sup>[1]</sup> HCPL-2201 HCPL-2202		HCPL-0201	HCNW2201		
		1.8		HCPL-2231				
2,500	400	1.6	HCPL-2219 <sup>[1]</sup>					
5,000 <sup>[2]</sup>	300 <sup>[2]</sup>	1.6	HCPL-2211 HCPL-2212		HCPL-0211	HCNW2211		
		1.8		HCPL-2232				
1,000	50	2.0					HCPL-52XX HCPL-62XX	

<sup>1.</sup> HCPL-2200/2219 devices include output enable/disable functionality. 2. Minimum CMR of 10 kV/ $\mu$ s with V<sub>CM</sub> = 1000 V can be achieved with input current, I<sub>F</sub>, of 5 mA.

# **Ordering Information**

HCPL-2200, HCPL-2219 are UL Recognized with 3750 Vrms for 1 minute per UL1577 and are approved under CSA Component Acceptance Notice #5, File CA 88324.

	Option								
Part Number	RoHS Compliant	non RoHS Compliant	Package	Surface Mount	Gull Wing	Tape & Reel	UL 5000 Vrms/ 1 Minute rating	IEC/EN/DIN EN 60747-5-2	Quantity
	-000E	no option	300 mil DIP-8						50 per tube
HCPL-2200	-300E	-300		Χ	Х				50 per tube
	-500E	-500		Χ	Х	Х			1000 per reel
	-000E	no option	300 mil DIP-8						50 per tube
	-300E	-300		Χ	Х				50 per tube
HCPL-2219	-500E	-500		Χ	Х	Х			1000 per reel
	-060E	-060						Х	50 per tube
	-360E	-360		Χ	Х			Х	50 per tube
	-560E	-560		Х	Х	Х		Х	1000 per reel

To order, choose a part number from the part number column and combine with the desired option from the option column to form an order entry.

#### Example 1:

HCPL-2219-560E to order product of 300 mil DIP Gull Wing Surface Mount package in Tape and Reel packaging with IEC/EN/DIN EN 60747-5-2 Safety Approval and RoHS compliant.


### Example 2:

HCPL-2200 to order product of 300 mil DIP package in Tube packaging and non RoHS compliant.


Option datasheets are available. Contact your Avago sales representative or authorized distributor for information.

Remarks: The notation '#XXX' is used for existing products, while (new) products launched since July 15, 2001 and RoHS compliant will use '-XXXE.'


#### **Schematic**



# Package Outline Drawings 8-Pin DIP Package




## 8-Pin DIP Package with Gull Wing Surface Mount Option 300




NOTE: FLOATING LEAD PROTRUSION IS 0.25 mm (10 mils) MAX.

#### **Solder Reflow Thermal Profile**



Note: Non-halide flux should be used.

#### Recommended Pb-Free IR Profile



THE TIME FROM 25 °C to PEAK TEMPERATURE = 8 MINUTES MAX.  $T_{smax}$  = 200 °C,  $T_{smin}$  = 150 °C

Note: Non-halide flux should be used.

### **Regulatory Information**

The HCPL-2200/2219 have been approved by the following organizations:

#### UL

Recognized under UL 1577, Component Recognition Program, File E55361.

#### **CSA**

Approved under CSA Component Acceptance Notice #5, File CA 88324.

#### IEC/EN/DIN EN 60747-5-2

Approved under: IEC 60747-5-2:1997 + A1:2002 EN 60747-5-2:2001 + A1:2002 DIN EN 60747-5-2 (VDE 0884 Teil 2):2003-01. (Option 060 only)

#### **Insulation and Safety Related Specifications**

Parameter	Symbol	Value	Units	Conditions
Min. External Air Gap (External Clearance)	L(I01)	7.1	mm	Measured from input terminals to output terminals, shortest distance through air.
Min. External Tracking Path (External Creepage)	L(102)	7.4	mm	Measured from input terminals to output terminals, shortest distance path along body.
Minimum Internal Plastic Gap (Internal Clearance)		0.08	mm	Through insulation distance, conductor to conductor, usually the direct distance between the photoemitter and photodetector inside the optocoupler cavity.
Tracking Resistance (Comparative Tracking Index)	СТІ	200	V	DIN IEC 112/VDE 0303 Part 1
Isolation Group		Illa		Material Group (DIN VDE 0110, 1/89, Table 1)

Option 300 - surface mount classification is Class A in accordance with CECC 00802.

# IEC/EN/DIN EN 60747-5-2 Insulation Related Characteristics (HCPL-2219 OPTION 060 ONLY)

Description	Symbol	Characteristic	Units
Installation classification per DIN VDE 0110/1.89, Table 1 for rated mains voltage ≤300 V rms		I-IV	
for rated mains voltage ≤450 V rms		1-111	
Climatic Classification		55/85/21	
Pollution Degree (DIN VDE 0110/1.89)		2	
Maximum Working Insulation Voltage	V <sub>IORM</sub>	630	V peak
Input to Output Test Voltage, Method $b^*$ $V_{IORM}$ x 1.875 = $V_{PR}$ , 100% Production Test with $t_m$ = 1 sec, Partial Discharge < 5 pC	V <sub>PR</sub>	1181	V peak
Input to Output Test Voltage, Method $a^*$ $V_{IORM}$ x 1.5 = $V_{PR}$ , Type and sample test, $t_m$ = 60 sec, Partial Discharge < 5 pC	V <sub>PR</sub>	945	V peak
Highest Allowable Overvoltage* (Transient Overvoltage, t <sub>ini</sub> = 10 sec)	V <sub>IOTM</sub>	6000	V peak
Safety Limiting Values (Maximum values allowed in the event of a failure, also see Figure 12, Thermal Derating curve.) Case Temperature Input Current Output Power	T <sub>S</sub> Is,input Ps,output	175 230 600	°C mA mW
Insulation Resistance at T <sub>S</sub> , V <sub>IO</sub> = 500 V	R <sub>S</sub>	≥10 <sup>9</sup>	Ω

<sup>\*</sup>Refer to the front of the optocoupler section of the current catalog, under Product Safety Regulations section, IEC/EN/DIN EN 60747-5-2, for a detailed description.

Note: Isolation characteristics are guaranteed only within the safety maximum ratings which must be ensured by protective circuits in application.

Absolute Maximum Ratings (No Derating Required up to 70°C)

Parameter	Symbol	Min.	Max.	Units	Note		
Storage Temperature	T <sub>S</sub>	-55	125	°C			
Operating Temperature	T <sub>A</sub>	-40	85	°C	1		
Average Forward Input Current	I <sub>F(AVG)</sub>		10	mA			
Peak Transient Input Current (≤1 μs Pulse Width, 300 pps)	I <sub>F</sub> (TRAN)		1.0	А			
Reverse Input Voltage	V <sub>R</sub>		5	V			
Average Output Current	I <sub>0</sub>		25	mA			
Supply Voltage	V <sub>CC</sub>	0	20	V			
Three State Enable Voltage	VE	-0.5	20	V			
Output Voltage	V <sub>O</sub>	-0.5	20	V			
Total Package Power Dissipation	P <sub>T</sub>		210	mW	1		
Lead Solder Temperature	260°C for	260°C for 10 sec., 1.6 mm below seating plane					
Solder Reflow Temperature Profile	See P	ackage Outline	Drawings section	on			

# **Recommended Operating Conditions**

Parameter	Symbol	Min.	Max.	Units
Power Supply Voltage	V <sub>CC</sub>	4.5	20	V
Enable Voltage High	V <sub>EH</sub>	2.0	20	V
Enable Voltage Low	V <sub>EL</sub>	0	0.8	V
Forward Input Current	I <sub>F(ON)</sub>	1.6*	5	mA
Forward Input Current	I <sub>F(OFF)</sub>	_	0.1	mA
Operating Temperature	T <sub>A</sub>	0	85 <sup>[1]</sup>	°C
Fan Out	N		4	TTL Loads

 $<sup>^*</sup>$ The initial switching threshold is 1.6 mA or less. It is recommended that 2.2 mA be used to permit at least a 20% CTR degradation guardband.

# **Electrical Specifications**

For  $0^{\circ}\text{C} \leq \text{T}_A^{[1]} \leq 85^{\circ}\text{C}$ ,  $4.5 \text{ V} \leq \text{V}_{\text{CC}} \leq 20 \text{ V}$ ,  $1.6 \text{ mA} \leq \text{I}_{\text{F(ON)}} \leq 5 \text{ mA}$ ,  $2.0 \text{ V} \leq \text{V}_{\text{EH}} \leq 20 \text{ V}$ ,  $0.0 \text{ V} \leq \text{V}_{\text{EL}} \leq 0.8 \text{ V}$ ,  $0 \text{ mA} \leq \text{I}_{\text{F(OFF)}} \leq 0.1 \text{ mA}$ . All Typicals at  $\text{T}_A = 25^{\circ}\text{C}$ ,  $\text{V}_{\text{CC}} = 5 \text{ V}$ ,  $\text{I}_{\text{F(ON)}} = 3 \text{ mA}$  unless otherwise specified. See Note 7.

Parameter	Sym.	Min.	Тур.	Max.	Units			Fig.	Note
Logic Low Output Voltage	V <sub>OL</sub>			0.5	V	$I_{OL} = 6.4 \text{ mA} (4 \text{ TTI})$	Loads)	1	
Logic High Output Voltage	V <sub>OH</sub>	2.4	*		V	$I_{OH} = -2.6 \text{ mA}$ *\	$V_{OH} = V_{CC} - 2.1 \text{ V}$	2	
Output Leakage	I <sub>OHH</sub>			100	μΑ	$V_0 = 5.5 \text{ V}$	$I_F = 5 \text{ mA}$		
Current ( $V_{OUT} > V_{CC}$ )				500	μΑ	$V_0 = 20 \text{ V}$	$V_{CC} = 4.5 \text{ V}$		
Logic High Enable Voltage	V <sub>EH</sub>	2.0			V				
Logic Low Enable Voltage	V <sub>EL</sub>			0.8	V				
Logic High Enable	I <sub>EH</sub>			20	μA	$V_{EN} = 2.7 \text{ V}$			
Current				100	μA	$V_{EN} = 5.5 \text{ V}$			
			0.004	250	μΑ	$V_{EN} = 20 \text{ V}$			
Logic Low Enable Current	I <sub>EL</sub>			-0.32	mA	$V_{EN} = 0.4 \text{ V}$			
Logic Low Supply	I <sub>CCL</sub>		4.5	6.0	mA	$V_{CC} = 5.5 V$	$I_F = 0 \text{ mA}$		
Current			5.25	7.5	mA	$V_{CC} = 20 \text{ V}$	$I_0$ = Open $V_E$ = Don't Care		
Logic High Supply	I <sub>CCH</sub>		2.7	4.5	mA	$V_{CC} = 5.5 V$	$I_F = 5 \text{ mA}$		
Current			3.1	6.0	mA	V <sub>CC</sub> = 20 V	$I_0$ = Open $V_E$ = Don't Care		
High Impedance State Output Current	I <sub>OZL</sub>			-20	μА	$V_0 = 0.4 \text{ V}$	$V_{EN} = 2 V$ , $I_F = 5 \text{ mA}$		
	I <sub>OZH</sub>			20	μA	$V_0 = 2.4 \text{ V}$	$V_{EN} = 2 V$ ,		
				100	μΑ	$V_0 = 5.5 \text{ V}$	$I_F = 5 \text{ mA}$		
				500	μA	$V_0 = 20 \text{ V}$			
Logic Low Short Circuit Output	I <sub>OSL</sub>	25			mA	$V_0 = V_{CC} = 5.5 \text{ V}$	I <sub>F</sub> = 0 mA		2
Current		40			mA	$V_O = V_{CC} = 20 \text{ V}$			
Logic High Short Circuit Output	I <sub>OSH</sub>	-10			mA	$V_{CC} = 5.5 \text{ V}$	$I_F = 5 \text{ mA},$ $V_O = \text{GND}$		2
Current		-25			mA	$V_{CC} = 20 \text{ V}$	10 0.15		
Input Current Hysteresis	I <sub>HYS</sub>		0.12		mA	$V_{CC} = 5 \text{ V}$		3	
Input Forward	V <sub>F</sub>		1.5	1.7	V	T <sub>A</sub> = 25°C	$I_F = 5 \text{ mA}$	4	
Voltage				1.75	1				
Input Reverse Breakdown Voltage	BV <sub>R</sub>	5			V	$I_R = 10 \mu\text{A}$	,		
Input Diode Temperature Coefficient	$\frac{\Delta V_F}{\Delta T_A}$		-1.7		mV/°C	I <sub>F</sub> = 5 mA			
Input Capacitance	C <sub>IN</sub>		60		pF	$f = 1 \text{ MHz}, V_F = 0 \text{ V}$	, Pins 2 and 3		

# **Switching Specifications (AC)**

For  $0^{\circ}\text{C} \leq \text{T}_{A}^{[1]} \leq 85^{\circ}\text{C}$ ,  $4.5 \text{ V} \leq \text{V}_{\text{CC}} \leq 20 \text{ V}$ ,  $1.6 \text{ mA} \leq \text{I}_{\text{F(ON)}} \leq 5 \text{ mA}$ ,  $0.0 \text{ mA} \leq \text{I}_{\text{F(OFF)}} \leq 0.1 \text{ mA}$ . All Typicals at  $\text{T}_{A} = 25^{\circ}\text{C}$ ,  $\text{V}_{\text{CC}} = 5 \text{ V}$ ,  $\text{I}_{\text{F(ON)}} = 3 \text{ mA}$  unless otherwise specified.

Parameter	Sym.	Min.	Тур.	Max.	Units	Test Conditions	Fig.	Note
Propagation Delay Time to	t <sub>PHL</sub>		210		ns	Without Peaking Capacitor	5, 6	4, 5
Logic Low Output Level			160	300		With Peaking Capacitor		
Propagation Delay Time to	t <sub>PLH</sub>		170		ns	Without Peaking Capacitor	5, 6	4, 5
Logic High Output Level			115	300		With Peaking Capacitor		
Output Enable Time to Logic High	t <sub>PZH</sub>		25		ns		7, 9	
Output Enable Time to Logic Low	t <sub>PZL</sub>		28		ns		7, 8	
Output Disable Time from Logic High	t <sub>PHZ</sub>		105		ns		7, 9	
Output Disable Time from Logic Low	t <sub>PLZ</sub>		60		ns		7, 8	
Output Rise Time (10-90%)	t <sub>r</sub>		55		ns		5, 10	
Output Fall Time (90-10%)	t <sub>f</sub>		15		ns		5, 10	

Parameter	Sym.	Device	Min.	Units	Test Conditions		Fig.	Note
Logic High Common Mode	CM <sub>H</sub>	HCPL-2200	1,000	V/µs	V <sub>CM</sub>   = 50 V	$I_F = 1.6 \text{ mA}$ $V_{CC} = 5 \text{ V}$	11	6
Transient Immunity		HCPL-2219	2,500	V/µs	V <sub>CM</sub>   = 400 V	$T_A = 25^{\circ}C$		
Logic Low Common Mode	CM <sub>L</sub>	HCPL-2200	1,000	V/µs	V <sub>CM</sub>   = 50 V	$V_F = 0 V$ $V_{CC} = 5 V$	11	6
Transient Immunity		HCPL-2219	2,500	V/µs	V <sub>CM</sub>   = 400 V	T <sub>A</sub> = 25°C		

## **Package Characteristics**

Parameter	Sym.	Min.	Тур.	Max.	Units	Test Conditions	Fig.	Note
Input-Output Momentary Withstand Voltage*	V <sub>ISO</sub>	3750			Vrms	RH ≤50%, t = 1 min., T <sub>A</sub> = 25°C		3, 8
Input-Output Resistance	R <sub>I-O</sub>		10 <sup>12</sup>		Ω	V <sub>I-O</sub> = 500 VDC		3
Input-Output Capacitance	C <sub>I-O</sub>		0.6		pF	$f = 1 MHz$ , $V_{I-O} = 0 VDC$		3

<sup>\*</sup>The Input-Output Momentary Withstand Voltage is a dielectric voltage rating that should not be interpreted as an input-output continuous voltage rating. For the continuous voltage rating refer to the IEC/EN/DIN EN 60747-5-2 Insulation Characteristics Table (if applicable), your equipment level safety specification or Avago Application Note 1074 entitled "Optocoupler Input-Output Endurance Voltage," publication number 5963-2203E.

#### Notes:

- Derate total package power dissipation, P<sub>T</sub>, linearly above 70°C free air temperature at a rate of 4.5 mW/°C.
- 2. Duration of output short circuit time should not exceed 10 ms.
- 3. Device considered a two-terminal device: pins 1, 2, 3, and 4 shorted together and pins 5, 6, 7, and 8 shorted together.
- 4. The t<sub>PLH</sub> propagation delay is measured from the 50% point on the leading edge of the input pulse to the 1.3 V point on the leading edge of the output pulse. The t<sub>PHL</sub> propagation delay is measured from the
- 50% point on the trailing edge of the input pulse to the 1.3 V point on the trailing edge of the output pulse.
- When the peaking capacitor is omitted, propagation delay times may increase by 100 ns
- CM<sub>L</sub> is the maximum rate of rise of the common mode voltage that can be sustained with the output voltage in the logic low state (V<sub>0</sub> < 0.8 V). CM<sub>H</sub> is the maximum rate of fall of the common mode voltage that can be sustained with the output voltage in the logic high state (V<sub>0</sub> > 2.0 V).
- 7. Use of a 0.1  $\mu F$  bypass capacitor connected between pins 5 and 8 is recommended.
- In accordance with UL1577, each optocoupler is proof tested by applying an insulation test voltage ≥4500 V rms for one second (leakage detection current limit, I<sub>I-0</sub> ≤5 μA). This test is performed before the 100% production test for partial discharge (Method b) shown in the IEC/EN/DIN EN 60747-5-2 Insulation Characteristics Table, if applicable.




Figure 1. Typical logic low output voltage vs. temperature.




Figure 2. Typical logic high output current vs. temperature.




Figure 3. Output voltage vs. forward input current.




Figure 4. Typical input diode forward characteristic.




Figure 5. Test circuit for  $t_{PLH},\,t_{PHL},\,t_{r},\,and\,\,t_{f}.$ 




Figure 6. Typical propagation delays vs. temperature.




Figure 7. Test circuit for  $t_{\text{PHZ}},\,t_{\text{PZH}},\,t_{\text{PLZ}},$  and  $t_{\text{PZL}}.$ 




Figure 8. Typical logic low enable propagation delay vs. temperature.




Figure 9. Typical logic high enable propagation delay vs. temperature.




Figure 10. Typical rise, fall time vs. temperature.





Figure 12. Thermal derating curve, dependence of safety limiting value with case temperature per IEC/EN/DIN EN 60747-5-2.


Figure 11. Test circuit for common mode transient immunity and typical waveforms.



V<sub>CC1</sub> (+5 V) V<sub>CC2</sub> (4.5 TO 20 V) 120 pF (OPTIONAL\*) 1.1 **k**Ω 8 1 DATA OUTPUT 2 DATA 3 6 TTL OR LSTTL GND 4 TOTEM POLE V<sub>CC2</sub> 5 V  $R_{\mathsf{L}}$ GATE 1.1 K \2/ 10 V 2.37 K 15 V 3.83 K 20 V 5.11 K

Figure 13. Recommended LSTTL to LSTTL circuit.

Figure 14. LSTTL to CMOS interface circuit.






Figure 15. Recommended LED drive circuit.

Figure 16. Series LED drive with open collector gate (4.7  $k\Omega$  resistor dhunts  $I_{OH}$  from the LED).

<sup>\*</sup>The 120 pF capacitor may be omitted in applications where 500 ns propagation delay is sufficient.

