



Unit 5.1 - Von Neumann Architecture



Information Flows

- 3 types:
 - Data (between memory, registers & ALU) - via data bus
 - Address (between memory & registers) - via address bus
 - Control (between memory, registers & ALU) - via control bits



Unit 5.2 - Fetch Execute Cycle


- The basic CPU loop:
 - Fetch an Instruction from Program memory
 - Execute it

Fetching

- Put the location of the next instruction into "address" of program memory
- Get instruction code itself by reading the memory contents at that location

Executing

- The instruction code specifies "what to do"
 - which arithmetic or logical instruction
 - what memory to access (read/write)
 - If/where to jump
- often, different subsets of bits control different aspects of the operation - see machine language spec. - unit 4
- Executing the operation involves also accessing registers and/or data memory - so Fetch-Execute clash (busy memory to access?)
 ↳ solution multiplex / interleaved register




Unit 5.2 - Fetch-Execute Cycle (continued)

June 09, 2020

Simpler solution: Harvard Architecture

- Variant of Von Neumann Architecture
- Keep program & data in two separate memory modules
- Avoid complications

Unit 5.3 - Central Processing Unit




The Hack (CPU) Abstraction

A 16-bit processor, designed to:

- Execute the current instruction (written in Hack language)
- Figure out which instruction to execute next

Hack CPU Interface



Inputs:


- Data Value
- Instruction
- Reset bit

Outputs:

- Data Value
- Write to memory? (yes/no)
- Memory Address
- Address of next instruction

Unit 5.3 - Central Processing Unit (continued)

June 19, 2020




Hack CPU Implementation

Unit 5.3 - Central Processing Unit (continued)


date 19.2020

Instruction Handling

A-Instruction



C-Instruction



Instruction block decoded into:

- Op-code = 1
- ALU const, 16 bits
- Destination load bits
- Jump bits

(\hookrightarrow ALU output gets routed into A register
 \hookrightarrow must inspect op-code)

ALU Operation

Data Inputs:

- From D-register
- From A-register / M-register
 - \hookrightarrow control bit for multiplexer taken from instruction

Control inputs

- Control bits from instruction (e.g. 01111)

Data Output

- result of ALU calculation fed simultaneously to:
 - D-register, A-register, M-register
- Which register actually received incoming value is determined by instruction's **destination bits**
 - \hookrightarrow they are **routed to control bits of the registers**

Control output

- Negative output?
- Zero output?

Unit 5.3 - Central Processing Unit (continued)

Reset Bit

- Computer is loaded with some program
- When you push reset, program starts running

CPU Control

recall ℓ -instruction spec:

111a cccccc ddd jjj

Program Counter abstraction

Enters address of next instruction.

To start/restart the program's execution: $PC = 0$

- no jump: $PC++$
- goto: $PC = A$
- conditional goto: if condition true $PC = A$ else $PC + 2$

Implementation

PC logic

```
if Zreset == 1) PC = 0
```

```
else
```

```
// current instruction
```

```
load = f(jumpbits, ALU control outputs)
```


```
if (load == 1) PC = A
```

```
else PC++
```

Unit 5.4 - The Hack Computer

Abstraction

- A computer capable of running programs written in the Hack machine language



Implementation


- Built from the Hack chip-set

Hack CPU Operation

Sample Hack instructions:

$$\begin{aligned} D &= D - A \quad @loop \\ &\quad \hookrightarrow D = D - 1; JEQ \text{ instruction} \\ @ &17 \end{aligned}$$

$$M = M + 1$$



The CPU executes the instruction according to the Hack language specification.

- If the instruction includes D and A, the respective values are read from, and/or written to, the CPU resident D-register and A-register
- If the instruction is @X, then X is stored in the A-register; this value is emitted by address M
- If the instruction's RHS includes M, this value is read from inM
- If the instruction's RHS includes M, then the ALU output is emitted by outM, and the writem bit is asserted
- If (reset == 0)
 - CPU logic uses instruction jump bits & ALU's output to decide if to jump
 - If there is a jump: PC is set to value of A-register
 - Else (no jump): PC ++
 - Updated PC value is emitted by pc
- If (reset == 1) → PC is set to 0, pc emits 0 (program restart)


Unit 5.4 - The Hack Computer (continued)

June 13, 2020

Data Memory

Implementation


RAM: 16-bit/16K RAM chip




Screen: 16-bit/8K memory chip
with raster display
side effect

Keyboard: 16-bit register with
a keyboard side effect


RAM



Screen



Keyboard




* note RAM16 / Screen memory chips have same interface as overall data memory chip

* refer to unit 4 for notes on I/O & memory maps

Unit 5.4 - The Hack Computer (continued)

June 15, 2020

Instruction Memory (Rom)




- To run a program on Hack computer
- load program into Rom
 - Press "reset"
 - The program starts running

Loading a Program


- Hardware implementation: interchangeable, plug-and-play Rom chips
e.g. video game cartridges
- Hardware simulation: programs are stored in text files; program loading is emulated by the built-in Rom chip

ROM Interface



- Implemented as a built-in Rom32K chip
- Contains a sequence of Hack instructions (program)

Unit 5.4 - The Hack Computer (continued)



Hack Computer Implementation

June 19, 2022

Unit 5 - Program Counter Control in Hack CPU

$$c = f(jjj, zr, ng)$$

jjj = 3 jump bits from Hack Machine language C-instruction

zr, ng = control output bits of ALU chip

j1 (out < 0)	j2 (out = 0)	j3 (out > 0)	Mnemonic	Effect
0	0	0	null	No jump
0	0	1	JGT	If out > 0 jump
0	1	0	JEQ	If out = 0 jump
0	1	1	JGE	If out ≥ 0 jump
1	0	0	JLT	If out < 0 jump
1	0	1	JNE	If out $\neq 0$ jump
1	1	0	JLE	If out ≤ 0 jump
1	1	1	JMP	Jump
zr	0	1		
ng	1	0	0	

reference: Figure 4.5

$$\begin{aligned} \text{Load} = & (j1 \text{ AND } ng) \text{ OR } j2 \text{ AND } zr \text{ OR } j3 \text{ AND NOT } ng \text{ AND NOT } zr \\ & \text{AND (opcode)} \end{aligned}$$