

Build a Modern Computer from First Principles:

From NAND to Tetris

Unit 1.1 - Boolean Logic

e.g. $x \text{ AND } y \quad (x \cdot y)$

- Boolean: T or F, 0 or 1
- can make boolean functions out of boolean expressions
- ↳ Use truth table to resolve
- Can find Boolean Identities
 - e.g. commutative law, associative law, distributive law, De Morgan Law

| | | truth table | | X | Y | AND |
|--|--|-------------|--|---|---|-----|
| | | | | 0 | 0 | 0 |
| | | | | 0 | 1 | 0 |
| | | | | 1 | 0 | 0 |
| | | | | 1 | 1 | 1 |

Unit 1.2 - Boolean Functions Synthesis

Q: How to form Boolean function based on truth table?

| X | Y | Z | S | |
|---|---|---|---|--|
| 0 | 0 | 0 | 1 | $\leftarrow (\text{NOT}(x) \wedge \text{NOT}(y) \wedge \text{NOT}(z)) \text{ OR }$ |
| 0 | 0 | 1 | 0 | |
| 0 | 1 | 0 | 1 | $\leftarrow (\text{NOT}(x) \wedge y \wedge \text{NOT}(z)) \text{ OR }$ |
| 0 | 1 | 1 | 0 | |
| 1 | 0 | 0 | 1 | $\leftarrow (x \wedge \text{NOT}(y) \wedge \text{NOT}(z))$ |
| 1 | 0 | 1 | 0 | |
| 1 | 1 | 0 | 0 | |
| 1 | 1 | 1 | 0 | |

- ↳ disjunctive normal form formula
- find expressions for each '1' in table that is only true for that row
 - combine with 'OR'

Theorem: Any Boolean Function can be represented using an expression containing AND, OR and NOT operations

↳ one step further, don't need OR operator

Proof: De Morgan's Law

$$\rightarrow (X \text{ OR } Y) = \text{NOT}(\text{NOT}(x) \text{ AND } \text{NOT}(y))$$

NAND operator *

$$\bullet (X \text{ NAND } Y) = \text{NOT}(X \text{ AND } Y) \rightarrow \text{negation of } X \text{ AND } Y$$

| X | Y | NAND |
|---|---|------|
| 0 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

Theorem: Any Boolean Function can be represented using an expression containing only NAND operations

Proof: 1) $\text{NOT}(x) = (x \text{ NAND } x)$


$$\rightarrow 2) (X \text{ AND } Y) = \text{NOT}(X \text{ NAND } Y)$$

Unit 1.3 - Logic Gates

- Gate Logic: A technique for implementing Boolean functions using logic gates
- Logic Gates:
- Elementary (NAND, AND, OR, NOT, ...)
 - Composite (MUX, ADDER, ...)


Elementary Gates

NAND




| a | b | out |
|---|---|-----|
| 0 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |


AND





OR



NOT



Composite Gates



Interface

- only one


implementation

- possibly many


Unit 1.3 - Logic Gates (continued)

Circuit Implementations - circuits that switch on a light bulb

And circuit




Or circuit



Electrical Engineering

Unit 1.4 - Hardware Description Language

e.g. design for following requirement



| a | b | out |
|---|---|-----|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

HDL file:


/* Xor gate: out = (a And Not(b)) Or (Not(a) And b) */

CHIP Xor {

IN a, b;
OUT out;

PARTS:

// implementation here



Not (in = a, out = nota);
Not (in = b, out = notb);

And (a = a, b = notb, out = a And notb);

And (a = nota, b = b, out = nota And b);

Or (a = a And notb, b = nota And b, out = out);

}

Unit 1.4 - Hardware Description Language (continued)

- HDL is a functional / declarative language
- order of HDL statements is insignificant (but commonly written left to right)
- Before using a chip part, you must know its interface
 - e.g. NOT(in = , out =), And(a = , b = , out =), Or(a = , b = , out =)
- Connections like partName(a = a, ...) and partName(..., out = out) are common

a common HDLs: VHDL, Verilog, many others

Unit 1.5 - Hardware simulation

simulation options: interactive, script-based, with/without compare file

Simulation Process:

- Load the HDL into hardware simulator
- Enter values (0/1) into chips' input pins (e.g. a and b)
- Evaluate chips' logic
- inspect resulting values of:
 - o Output pins (e.g. out)
 - o Internal pins (e.g. inta, intb, aAndNotb, aOrNotb)

Behavioral simulation:

- implement chip logic in a high level language (Python, Java) not HDL
- run test script, & then rename output file to compare file

Hardware Construction Projects:


- Developers Point of View
- The players: (first approximation)
 - a) System Architects
 - b) Developers
 - System architects decide which chips are needed
 - | Given following files
 - 1) stub file (HDL file without PARTS implementation)
 - 2) Test script
 - 3) compare file
 - For each chip, the architect creates:
 - a) a chip API (chip name, i/o pins) ~~not, chip file~~
 - b) a test script
 - c) a compare file
 - Given those resources, a developer can build the chip (in HDL)
 - |
 - |
 - |

Unit 1.6 - Multi-Bit Buses

2020-09-09

- Sometimes we manipulate together an array of bits
- Conceptually convenient to think about such a group of bits as a single entity, sometimes termed "bus" ← Latin root
- HDLs usually provide convenient notation for handling buses

e.g.



• 32 input wires, 16 output wires

HDL:

```

CHIP Add16 {
    IN a[16], b[16];
    OUT out[16];
}
  
```

// Adds three 16-bit values

```

CHIP Add3Way16 {
    IN first[16], second[16],
    third[16];
    OUT out[16];
}
  
```

PARTS:

...

}

PARTS:

Add16(a=first, b=second,
out=third);

Add16(a=first, b=third,
out=second);

}

Working with bits in buses:

// ANDs together all 4 bits of input. Output is a single bit.

```

CHIP And4Way {
    IN a[4];
    OUT out;
}
  
```

PARTS:

AND (a=a[0], b=a[1], out=t[0]);

AND (a=t[0], b=a[2], out=t[0][2]);

AND (a=t[0][2], b=a[3], out=out);

}


- Multi-bit buses are indexed right to left

↳ If A is a 16-bit bus, then A[0] is rightmost bit, A[15] is leftmost bit

Unit 1.7 - Project Overview

2020-04-05

Multiplexer Gate (Mux)



if ($\text{sel} == 0$)
 $\text{out} = a$
else
 $\text{out} = b$


| a | b | sel | out |
|---|---|-----|-----|
| 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 0 |
| 1 | 0 | 0 | 1 |
| 1 | 1 | 0 | 0 |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 1 | 1 |

| sel | out |
|-----|-----|
| 0 | a |
| 1 | b |

- abbreviated truth table

- 2-way multiplexer enables selecting and outputting one of two possible inputs
- Widely used in: digital design, communications networks
- Can be implemented using And, Or, and Not gates

Demultiplexer (DMux)




if ($\text{sel} == 0$)
 $\{a, b\} = \{in, 0\}$
else
 $\{a, b\} = \{0, in\}$

| in | sel | a | b |
|----|-----|---|---|
| 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |

- Acts like 'inverse' of multiplexer
- Distributes single input value into one of two possible values

Example: Mux / DMux in communication Networks




- each sel bit is connected to an oscillator that produces a repetitive train of alternating 0 & 1 signals
- enables transmitting multiple messages on a single, shared communications line
- can be completely asynchronous (encode/decode)

Unit 1.7 - Project Overview (continued)

2020-04-05

And16




$$a = 1\ 0\ 1\ 0\ 1\ 0\ 1\ 1\ 0\ 1\ 0\ 1\ 1\ 0\ 0$$

$$b = 0\ 0\ 1\ 0\ 1\ 1\ 0\ 1\ 0\ 0\ 1\ 0\ 1\ 0\ 0$$

$$\text{out} = 0\ 0\ 1\ 0\ 1\ 0\ 0\ 1\ 0\ 0\ 0\ 0\ 1\ 0\ 0\ 0$$

bitwise And applied over array, one 16-bit output

16-bit, 4-way multiplexor




| sel[1] | sel[0] | out |
|--------|--------|-----|
| 0 | 0 | a |
| 0 | 1 | b |
| 1 | 0 | c |
| 1 | 1 | d |

• can be built using several Mux16 gates

Unit 1.8 - Perspectives

Physical Implementation of a NAND gate - NMOS implementation:

- positive voltage, True or 1



How it works:

- if a & b are true, a positive voltage is applied to transistors,
- a full connection formed from negative voltage to output
- in any other case, the positive voltage will rule because no connection made to negative terminal
- the weak connection is overruled by the strong negative connection if a=1, b=1