

# REVIEW OF INSTRUCTION SETS, PIPELINES

12 March 2020

Dr Noor Mahammad Sk

# Computer Architecture Is

2

- the attributes of a [computing] system as seen by the programmer, i.e., the conceptual structure and functional behavior, as distinct from the organization of the data flows and controls the logic design, and the physical implementation.
- Amdahl, Blaaw, and Brooks, 1964


# Computer Architecture's Changing Definition

3

- 1950s to 1960s:
  - ▣ Computer Architecture Course = Computer Arithmetic
- 1970s to mid 1980s:
  - ▣ Computer Architecture Course = Instruction Set Design, especially ISA appropriate for compilers
- 1990s to till 2008:
  - ▣ Computer Architecture Course = Design of CPU, memory system, I/O system, Multiprocessors
- 2011:
  - ▣ Reconfigurable, Application specific computing/Embedded Computing

# Instruction Set Architecture (ISA)


4



# Interface Design


5

- A good interface:
  - ▣ Lasts through many implementations (portability, compatibility)
  - ▣ Is used in many different ways (generality)
  - ▣ Provides convenient functionality to higher levels
  - ▣ Permits an efficient implementation at lower level



# Evolution of Instruction Sets

6



# Evolution of Instruction Sets




7

- Major advances in computer architecture are typically associated with landmark instruction set designs
  - ▣ Ex: Stack vs GPR (system 360)
- Design decisions must take into account:
  - ▣ Technology
  - ▣ Machine organization
  - ▣ Programming languages
  - ▣ Compiler technology
  - ▣ Operating systems

# Pipelining: Its Natural!

8


- ❑ Laundry Example
- ❑ Ann, Brian, Cathy, Dave each have one load of clothes to wash, dry, and fold
- ❑ Washer takes 30 minutes
- ❑ Dryer takes 40 minutes
- ❑ “Folder” takes 20 minutes






# Sequential Laundry

9



# Pipelined Laundry

10



# Pipelining Lessons

11

- ❑ Pipelining doesn't help **latency** of single task, it helps **throughput** of entire workload
- ❑ Pipeline rate limited by **slowest** pipeline stage
- ❑ **Multiple** tasks operating simultaneously
- ❑ Potential speedup = **Number pipe stages**
- ❑ Unbalanced lengths of pipe stages reduces speedup
- ❑ Time to “**fill**” pipeline and time to “**drain**” it reduces speedup

# Computer Pipelines

12

- Execute billions of instructions, so *throughput* is what matters
- What is desirable in instruction sets for pipelining?
  - ▣ Variable length instructions vs. all instructions same length?
  - ▣ Memory operands part of any operation vs. memory operands only in loads or stores?
  - ▣ Register operand many places in instruction format vs. registers located in same place?

# A "Typical" RISC


13

- ❑ 32-bit fixed format instruction (3 formats)
- ❑ Memory access only via load/store instructions
- ❑ 32 32-bit GPR (R0 contains zero)
- ❑ 3-address, reg-reg arithmetic instruction; registers in same place
- ❑ Single address mode for load/store:
  - base + displacement
    - ▣ no indirection
- ❑ Simple branch conditions
- ❑ Delayed branch


# Example: MIPS (Note register location)

14


## Register-Register



## Register-Immediate



## Branch




## Jump / Call




# 5 Steps of MIPS Datapath

15 .



# 5 Steps of MIPS Datapath

16



□ Data stationary control

▣ Local decode for each instruction phase/pipeline stage


12 March 2020

Dr Noor Mohammad Sk



# Visualizing Pipelining

17




# Its Not That Easy for Computers

18

- Limits to pipelining: **Hazards** prevent next instruction from executing during its designated clock cycle
  - ▣ Structural hazards: HW cannot support this combination of instructions (single person to fold and put clothes away)
  - ▣ Data hazards: Instruction depends on result of prior instruction still in the pipeline (missing sock)
  - ▣ Control hazards: Caused by delay between the fetching of instructions and decisions about changes in control flow (branches and jumps).


# One Memory Port/Structural Hazards

19



# One Memory Port/Structural Hazards


20



# Data Hazard on R1

21

Time (clock cycles)




# Three Generic Data Hazards

22

## □ Read After Write (RAW)

Instr<sub>j</sub> tries to read operand before Instr<sub>i</sub> writes it

 I: add **r1**, r2, r3  
J: sub r4, **r1**, r3


- Caused by a “**Dependence**” (in compiler nomenclature). This hazard results from an actual need for communication.

# Three Generic Data Hazards

23

## □ Write After Read (WAR)

Instr<sub>j</sub> writes operand before Instr<sub>i</sub> reads it



```
I:  sub  r4, r1, r3
J:  add  r1, r2, r3
K:  mul  r6, r1, r7
```


- Called an “**anti-dependence**” by compiler writers. This results from reuse of the name “**r1**”.
- Can’t happen in MIPS 5 stage pipeline because:
  - ▣ All instructions take 5 stages, and
  - ▣ Reads are always in stage 2, and
  - ▣ Writes are always in stage 5

# Three Generic Data Hazards

24

## □ Write After Write (WAW)

Instr<sub>j</sub> writes operand before Instr<sub>i</sub> writes it.



```
I:  sub  r1, r4, r3
J:  add  r1, r2, r3
K:  mul  r6, r1, r7
```


- Called an “**output dependence**” by compiler writers  
This also results from the reuse of name “**r1**”.
- Can’t happen in MIPS 5 stage pipeline because:
  - ▣ All instructions take 5 stages, and
  - ▣ Writes are always in stage 5
- Will see WAR and WAW in later more complicated pipes



# Forwarding to Avoid Data Hazard


25

Time (clock cycles)




# HW Change for Forwarding

26




# Data Hazard Even with Forwarding

27



# Data Hazard Even with Forwarding

28



# Software Scheduling to Avoid Load Hazards

29

Try producing fast code for

$a = b + c;$

$d = e - f;$


assuming  $a, b, c, d, e,$  and  $f$  in memory.

Slow code:

LW	Rb,b
LW	<b>Rc,c</b>
ADD	Ra,Rb, <b>Rc</b>
SW	a,Ra
LW	Re,e
LW	<b>Rf,f</b>
SUB	Rd,Re, <b>Rf</b>
SW	d,Rd


Fast code:

LW	Rb,b
LW	Rc,c
<b>LW</b>	<b>Re,e</b>
ADD	Ra,Rb,Rc
LW	Rf,f
<b>SW</b>	<b>a,Ra</b>
SUB	Rd,Re,Rf
SW	d,Rd



# Control Hazard on Branches Three Stage Stall

30




# Example: Branch Stall Impact

31

- If 30% branch, Stall 3 cycles significant
- Two part solution:
  - ▣ Determine branch taken or not sooner, AND
  - ▣ Compute taken branch address earlier
- MIPS branch tests if register = 0 or  $\neq 0$
- MIPS Solution:
  - ▣ Move Zero test to ID/RF stage
  - ▣ Adder to calculate new PC in ID/RF stage
  - ▣ 1 clock cycle penalty for branch versus 3

# Pipelined MIPS Datapath

32





# Four Branch Hazard Alternatives

33

#1: Stall until branch direction is clear

#2: Predict Branch Not Taken

- ▣ Execute successor instructions in sequence
- ▣ “Squash” instructions in pipeline if branch actually taken
- ▣ Advantage of late pipeline state update
- ▣ 47% MIPS branches not taken on average
- ▣ PC+4 already calculated, so use it to get next instruction

#3: Predict Branch Taken


- ▣ 53% MIPS branches taken on average
- ▣ But haven't calculated branch target address in MIPS
  - MIPS still incurs 1 cycle branch penalty
  - Other machines: branch target known before outcome

# Four Branch Hazard Alternatives

34

## #4: Delayed Branch

- Define branch to take place **AFTER** a following instruction



- 1 slot delay allows proper decision and branch target address in 5 stage pipeline
- MIPS uses this

# Delayed Branch

35

- Where to get instructions to fill branch delay slot?
  - ▣ Before branch instruction
  - ▣ From the target address: only valuable when branch taken
  - ▣ From fall through: only valuable when branch not taken
  - ▣ Canceling branches allow more slots to be filled
- Compiler effectiveness for single branch delay slot:
  - ▣ Fills about 60% of branch delay slots
  - ▣ About 80% of instructions executed in branch delay slots useful in computation
  - ▣ About 50% ( $60\% \times 80\%$ ) of slots usefully filled
- Delayed Branch downside: 7-8 stage pipelines, multiple instructions issued per clock (superscalar)

# REVIEW OF PERFORMANCE

12 March 2020

# Definitions

37

- Performance is in units of things per sec
  - ▣ Bigger is better
- If we are primarily concerned with response time
- $\text{Performance}(x) = 1/\{\text{excutio}_n\_time(x)\}$
- x is n times faster than y means:
- $n = \text{Performance}(x)/\text{Performance}(y)$   
 $= \text{Execution\_time}(y)/\text{Execution\_time}(x)$

# Aspects of CPU Performance (CPU Law)

38

$$\text{CPU time} = \frac{\text{Seconds}}{\text{Program}} = \frac{\text{Instructions}}{\text{Program}} \times \frac{\text{Cycles}}{\text{Instruction}} \times \frac{\text{Seconds}}{\text{Cycle}}$$

	Instruction Count	CPI	Clock Rate
Program	X		
Compiler	X	(X)	
Instruction Set	X	X	
Organization		X	X
Technology			X

# Cycles Per Instruction (Throughput)

39

- “Average Cycles per Instruction”
- $\text{CPI} = (\text{CPU Time} * \text{Clock Rate}) / \text{Instruction Count}$ 
  - ▣ = Cycles / Instruction Count

$$\text{CPU time} = \text{Cycle Time} \times \sum_{j=1}^n \text{CPI}_j \times I_j$$

- “Instruction Frequency”

$$\text{CPI} = \sum_{j=1}^n \text{CPI}_j \times F_j \quad \text{where } F_j = \frac{I_j}{\text{Instruction Count}}$$

## 40

- 1.5

Dr Noor Mahammad Sk



# Example: Branch Stall Impact

41

- Assume CPI = 1.0 ignoring branches
- Assume solution was stalling for 3 cycles
- If 30% branch, Stall 3 cycles

□ Op	Freq	Cycles	CPI(i)	(% Time)
□ Other	70%	1	.7	(37%)
□ Branch	30%	4	1.2	(63%)

- => new CPI = 1.9, or almost 2 times slower

# Example 2: Speed Up Equation for Pipelining

42

$$CPI_{\text{pipelined}} = \text{Ideal CPI} + \text{Average Stall cycles per Inst}$$

$$\text{Speedup} = \frac{\text{Ideal CPI} \times \text{Pipeline depth}}{\text{Ideal CPI} + \text{Pipeline stall CPI}} \times \frac{\text{Cycle Time}_{\text{unpipelined}}}{\text{Cycle Time}_{\text{pipelined}}}$$

**For simple RISC pipeline, CPI = 1:**

$$\text{Speedup} = \frac{\text{Pipeline depth}}{1 + \text{Pipeline stall CPI}} \times \frac{\text{Cycle Time}_{\text{unpipelined}}}{\text{Cycle Time}_{\text{pipelined}}}$$

# Example 3: Evaluating Branch Alternatives (for 1 program)

43

$$\text{Pipeline speedup} = \frac{\text{Pipeline depth}}{1 + \text{Branch frequency} \times \text{Branch penalty}}$$

<i>Scheduling scheme</i>	<i>Branch penalty</i>	<i>CPI</i>	<i>speedup v. stall</i>
Stall pipeline	3	1.42	1.0
Predict taken	1	1.14	1.26
Predict not taken	1	1.09	1.29
Delayed branch	0.5	1.07	1.31

Conditional & Unconditional = 14%, 65% change PC

# Example 4: Dual-port vs. Single-port

44

- Machine A: Dual ported memory (“Harvard Architecture”)
- Machine B: Single ported memory, but its pipelined implementation has a 1.05 times faster clock rate
- Ideal CPI = 1 for both
- Loads are 40% of instructions executed

$$\begin{aligned}\text{SpeedUp}_A &= \text{Pipeline Depth} / (1 + 0) \times (\text{clock}_{\text{unpipe}} / \text{clock}_{\text{pipe}}) \\ &= \text{Pipeline Depth}\end{aligned}$$

$$\begin{aligned}\text{SpeedUp}_B &= \text{Pipeline Depth} / (1 + 0.4 \times 1) \times (\text{clock}_{\text{unpipe}} / (\text{clock}_{\text{unpipe}} / 1.05)) \\ &= (\text{Pipeline Depth} / 1.4) \times 1.05 \\ &= 0.75 \times \text{Pipeline Depth}\end{aligned}$$

$$\text{SpeedUp}_A / \text{SpeedUp}_B = \text{Pipeline Depth} / (0.75 \times \text{Pipeline Depth}) = 1.33$$

- Machine A is 1.33 times faster


# NOW, REVIEW OF MEMORY HIERARCHY

12 March 2020

Dr Noor Mahammad Sk

# Processor-DRAM Memory Gap (latency)

46



# Levels of the Memory Hierarchy

47

**Capacity Access Time Cost**


**CPU Registers**  
100s Bytes  
<1s ns

**Cache**  
10s-100s K Bytes  
1-10 ns  
\$10/ MByte

**Main Memory**  
M Bytes  
100ns- 300ns  
\$1/ MByte

**Disk**  
10s G Bytes, 10 ms  
(10,000,000 ns)  
\$0.0031/ MByte

**Tape**  
infinite  
sec-min  
\$0.0014/ MByte



**Staging  
Xfer Unit**

prog./compiler  
1-8 bytes

cache cntl  
8-128 bytes

OS  
512-4K bytes

user/operator  
Mbytes

**Upper Level**

faster

Larger

**Lower Level**

Dr Noor Mohammad Sk

# The Principle of Locality

48


- The Principle of Locality:
  - ▣ Program access a relatively small portion of the address space at any instant of time.
- Two Different Types of Locality:
  - ▣ Temporal Locality (Locality in Time): If an item is referenced, it will tend to be referenced again soon (e.g., loops, reuse)
  - ▣ Spatial Locality (Locality in Space): If an item is referenced, items whose addresses are close by tend to be referenced soon (e.g., straightline code, array access)
- Last 15 years, HW (hardware) relied on locality for speed



# Memory Hierarchy: Terminology

49

- **Hit**: data appears in some block in the upper level (example: Block X)
  - ▣ **Hit Rate**: the fraction of memory access found in the upper level
  - ▣ **Hit Time**: Time to access the upper level which consists of  
RAM access time + Time to determine hit/miss
- **Miss**: data needs to be retrieve from a block in the lower level (Block Y)
  - ▣ **Miss Rate** =  $1 - (\text{Hit Rate})$
  - ▣ **Miss Penalty**: Time to replace a block in the upper level +  
Time to deliver the block the processor
- **Hit Time** << **Miss Penalty** (500 instructions on 21264!)



# Cache Measures


50

- *Hit rate*: fraction found in that level
  - ▣ So high that usually talk about *Miss rate*
  - ▣ Miss rate fallacy: as MIPS to CPU performance, miss rate to average memory access time in memory
- Average memory-access time
  - = Hit time + Miss rate x Miss penalty  
(ns or clocks)
- *Miss penalty*: time to replace a block from lower level, including time to replace in CPU
  - ▣ *access time*: time to lower level
    - = f (latency to lower level)
  - ▣ *transfer time*: time to transfer block
    - =f (BW between upper & lower levels)

# Simplest Cache: Direct Mapped


51

Memory Address    Memory



4 Byte Direct Mapped Cache

Cache Index




- Location 0 can be occupied by data from:
  - ▣ Memory location 0, 4, 8, ... etc.
  - ▣ In general: any memory location whose 2 LSBs of the address are 0s
  - ▣  $\text{Address} \langle 1:0 \rangle \Rightarrow \text{cache index}$
- Which one should we place in the cache?
- How can we tell which one is in the cache?

# 1 KB Direct Mapped Cache, 32B blocks

52

- For a  $2^N$  byte cache:
  - ▣ The uppermost  $(32 - N)$  bits are always the Cache Tag
  - ▣ The lowest  $M$  bits are the Byte Select (Block Size =  $2^M$ )



## 53


- 53



# Disadvantage of Set Associative Cache

54

- N-way Set Associative Cache v. Direct Mapped Cache:
  - ▣ N comparators vs. 1
  - ▣ Extra MUX delay for the data
  - ▣ Data comes AFTER Hit/Miss
- In a direct mapped cache, Cache Block is available BEFORE Hit/Miss:
  - ▣ Possible to assume a hit and continue. Recover later if miss.



# 4 Questions for Memory Hierarchy

55


- Q1: Where can a block be placed in the upper level?  
*(Block placement)*
- Q2: How is a block found if it is in the upper level?  
*(Block identification)*
- Q3: Which block should be replaced on a miss?  
*(Block replacement)*
- Q4: What happens on a write?  
*(Write strategy)*

# Q1: Where can a block be placed in the upper level?

56

## □ Block 12 placed in 8 block cache:

- Fully associative, direct mapped, 2-way set associative
- S.A. Mapping = Block Number Modulo Number Sets





# Q2: How is a block found if it is in the upper level?

57

- Tag on each block
  - ▣ No need to check index or block offset
- Increasing associativity shrinks index, ➔ expands tag

Block Address		Block Offset
Tag	Index	

# Q3: Which block should be replaced on a miss?

58

- ❑ Easy for Direct Mapped
- ❑ Set Associative or Fully Associative:
  - ▣ Random
  - ▣ LRU (Least Recently Used)

ASSOC	2 – Way		4 – Way		8 – Way	
Size	LRU	Random	LRU	Random	LRU	Random
16 KB	5.2%	5.7%	4.7%	5.3%	4.4%	5.0%
64 KB	1.9%	2.0%	1.5%	1.7%	1.4%	1.5%
256 KB	1.15%	1.17%	1.13%	1.13%	1.12%	1.12%


# Q4: What happens on a write?

59

- Write through—The information is written to both the block in the cache and to the block in the lower-level memory.
- Write back—The information is written only to the block in the cache. The modified cache block is written to main memory only when it is replaced.
  - ▣ is block clean or dirty?
- Pros and Cons of each?
  - ▣ WT: read misses cannot result in writes
  - ▣ WB: no repeated writes to same location
- WT always combined with write buffers so that don't wait for lower level memory

# Write Buffer for Write Through

60




- ❑ A Write Buffer is needed between the Cache and Memory
  - ▣ Processor: writes data into the cache and the write buffer
  - ▣ Memory controller: write contents of the buffer to memory
- ❑ Write buffer is just a FIFO:
  - ▣ Typical number of entries: 4
  - ▣ Works fine if: Store frequency (w.r.t. time)  $\ll 1 / \text{DRAM write cycle}$
- ❑ Memory system designer's nightmare:
  - ▣ Store frequency (w.r.t. time)  $> 1 / \text{DRAM write cycle}$
  - ▣ Write buffer saturation

# A Modern Memory Hierarchy

61

- By taking advantage of the principle of locality:
  - ▣ Present the user with as much memory as is available in the cheapest technology.
  - ▣ Provide access at the speed offered by the fastest technology.



# Summary #1/4:

## Pipelining & Performance

62

- Just overlap tasks; easy if tasks are independent
- Speed Up  $\leq$  Pipeline Depth; if ideal CPI is 1, then:

$$\text{Speedup} = \frac{\text{Pipeline depth}}{1 + \text{Pipeline stall CPI}} \times \frac{\text{Cycle Time}_{\text{unpipelined}}}{\text{Cycle Time}_{\text{pipelined}}}$$

- Hazards limit performance on computers:
  - ▣ Structural: need more HW resources
  - ▣ Data (RAW, WAR, WAW): need forwarding, compiler scheduling
  - ▣ Control: delayed branch, prediction

<b>CPU time</b>	<b>=</b>	<b>Seconds</b>	<b>=</b>	<b>Instructions</b>	<b>x</b>	<b>Cycles</b>	<b>x</b>	<b>Seconds</b>
		<b>Program</b>		<b>Program</b>		<b>Instruction</b>		<b>Cycle</b>

# Summary #2/4: Caches

63

- The Principle of Locality:
  - ▣ Program access a relatively small portion of the address space at any instant of time.
    - Temporal Locality: Locality in Time
    - Spatial Locality: Locality in Space
- Three Major Categories of Cache Misses:
  - ▣ Compulsory Misses: sad facts of life. Example: cold start misses.
  - ▣ Capacity Misses: increase cache size
  - ▣ Conflict Misses: increase cache size and/or associativity.
- Write Policy:
  - ▣ Write Through: needs a write buffer.
  - ▣ Write Back: control can be complex
- Today CPU time is a function of (ops, cache misses) vs. just  $f(\text{ops})$ : What does this mean to Compilers, Data structures, Algorithms?

# Summary #3/4:

## The Cache Design Space

64



### □ Several interacting dimensions

- ▣ cache size
- ▣ block size
- ▣ associativity
- ▣ replacement policy
- ▣ write-through vs write-back

### □ The optimal choice is a compromise

- ▣ depends on access characteristics
  - workload
  - use (I-cache, D-cache, TLB)
- ▣ depends on technology / cost

### □ Simplicity often wins





# Review #4/4: TLB, Virtual Memory

65

- Caches, TLBs, Virtual Memory all understood by examining how they deal with 4 questions: 1) Where can block be placed? 2) How is block found? 3) What block is replaced on miss? 4) How are writes handled?
- Page tables map virtual address to physical address
- TLBs make virtual memory practical
  - ▣ Locality in data => locality in addresses of data, temporal and spatial
- TLB misses are significant in processor performance
  - ▣ funny times, as most systems can't access all of 2nd level cache without TLB misses!
- Today VM allows many processes to share single memory without having to swap all processes to disk; today VM protection is more important than memory hierarchy