5 (a) The architectural changes to support simultaneous multithreading efficiently for out of order execution

Simultaneous multithreading or SMT is one of the main implementation of multithreading which is better than any other type of multithreading such as fine or Coarse grained multithreading.

In any given pipeline stage at a time.


The main ability we need is that we could be able to fetch instructions from multiple. threads in a Cycle.

we also keed a larger register file to be able to hold data from multiple threads, Also, for out of order execution, we need reservation stations and multiple functional units.

we assume I reservation station for I fus

Amar Kumar

Many Junas



5 (b) For multiple instruction issue and multiple Commit on top of it -) we need to fetch multiple instruction at once -) we will need to use dynamic branch prediction and speculation -> VLIW processor By dynamic issue -> we need to issue multiple instruction in each work eyele -> we need to have more than one ALU and register files with additional posts so that we can avoid structural hazard -> we generally extend to dynamic pipeline Scheduling -) we also need multiple buses to carry different data, to different write heads because we need to do multiple Commit. 5 (c) Multicore architecture with thread based execution -> 9+ will speedup the execution because even when we are using single love, we are using threads so that instructions Can execute in parallel -) when we use multiple loves on a single thip, it will provide upper hand in term of raw processing power -) when we do true parallelism, we require multiple loves to be used in Synchronised Amar Kumar Manof Jeuna Manner-

As illustrated, a process can be fragmented into smaller, more easily operable modules Each of these modules can be scheduled to execute on different cores. After the desired output is achieved they can be recombined, hence enhancing the performance by completing the tasks simultaneously Core n Core 3 Core 2 Love L Thrend id Thread Parallel data Cache) Execution Registers Unit 1 to coren to Love 2 (nlobal memory Speed up = Execution time of sequential code -Execution time of threaded Code Instruction Fetch LPC multiple and Decode ( Multiple instruction (cycle) issue RS RS RS Load/store Brauch FPunit Adder Adder mut muet Register File Commit unit Multiple instruction (cycle) RS > Reservation Multi ple Station Amar Cumar SMT with out of order capabilities Mondy Kuman

10000 CC Flash memory AMAT = 10000 CC Processor 100cc (b) 16 Kb Ll Cache 31 7 miss rde Flash memory 10000 CC AMAT = Hit rate LI + miss rate LIX Miss penalty II = 100 + 51 × 10000 = 100+510 = 610 CC (c) Processor 16Kb [LI Cache 100Cc 51 miss rate 32 kb [ 12 Cache 1000 cc 43.3 miss rate . Flash memory 10000 ec AMAT = Hit rate LI + Miss rate LI x (Hit Hime L2, + Miss rate LZ \* Miss penalty LL)  $= 100 + \frac{51}{1000} \left( 1000 + \frac{43.3}{1000} \times 10000 \right)$ = 100 + 51 = 371.83 CC Amar / Cumar Manof Jennas

2(a)

Processer

Flash memory 10000 cc 75 % instruction, 25% data AMAT =  $\frac{75}{100}$  (100 +  $\frac{8.16}{1000}$  (1000 +  $\frac{43.3}{10000}$ )) +  $\frac{25}{100} \left( 100 + \frac{94}{1000} \left( 1000 + \frac{43.3}{1000} \times 10000 \right) \right)$  $=\frac{3}{4}\left(100+\frac{8.16}{1000}\left(1000+433\right)\right)+\frac{1}{4}\left(100+\frac{44}{1000}\left(1000+433\right)\right)$  $= \frac{3}{4} \left( 100 + \frac{8.16}{1000} * 1433 \right) + \frac{1}{4} \left( 100 + \frac{44}{1000} * 1433 \right)$ ≈ 124 CC Processor (e) 8.76 [ILI] Del 44 1000 , 100 CC 3.82 Tez Dez 40.9 flash memory 10000 CC 75 % instruction 25 %. Data Manoj Kumas Away Cumar

[12 Cache] -> 1000 cc 43.3 Miss rate


Miss rate 8 Kb | 8 Kb | Miss vate | FLI | DLI | 44 | 1000 | 100 CC

$$\frac{75}{100} \left( 100 + \frac{8.16}{1000} \left( 1000 + \frac{3.82}{1000} \times 10000 \right) \right) + \frac{25}{100} \left( 100 + \frac{44}{1000} \left( 1000 + \frac{40.9}{1000} \times 10000 \right) \right)$$

$$= \frac{3}{4} \left( 100 + \frac{8.16}{1000} + 1038.2 \right) + \frac{1}{4} \left( 100 + \frac{44}{1000} \times 1409 \right)$$

~ 121.854 CC

## Better memory Hierarchy



AMAT =

$$\frac{1}{4} \left( \frac{75}{100} \left( 100 + \frac{8.16}{1000} \left( 1000 + \frac{3.82}{1000} \times 10000 \right) \right) + \frac{25}{100} \left( 100 + \frac{44}{1000} \left( 1000 + \frac{40.9}{1000} \times 10000 \right) \right) \right)$$

$$= \frac{1}{4} \times 121.854 CC$$

30.4635 LC

In this basically we are executing 4 units of (e) with single memory parallely to get faster access of Memory Amar Cumar Monof Jeuna

1 (a) Space craft processor Chip Needs high through put · Can have multicore (2 cove), may use only one · Each core has simultaneous multithreading Support approach Similar (b) Thus the love SMT follows an to Power 5 Processor we can also do multicore systems to support multithreading in each Core Can have 2 simultaneous So each love we have 2 cores so this Manoj Jumay

give us enough head soon for throughput. The two loves can be turned off at low load to conserve power while maintaining simultaneous multithreading. Hardware is required to support multicore, compared to having 2 processors each with SMT (c) with SMT and 2 loves, we should be able to sum 4 different instructions on the Chip (best case) while in superscalar we will only be able to run I instruction. In a fully parallelised load, it should offer a little less than a line improvement compared to superscalar However we need to take the Case In each of SMT Core two threads must not use/Cause structural hazards else benefit of such instructions will be less: If the load is not fully parallel, due to Ahamdal's law we see diminished returny. Superscalar processor will cost less to manufacture as some addition hardware is used for multicore t to enable support for SMT. Superscalar processor will although execute a single instruction more quicker one approach will have more throughput which was as desired Amar Rumar Many Kuman

(d) Griven Chip has to handle IO and justr. etc. Simultaneously. Obviously we can do much better with multicore + SMT since it can run multiple threads/instructions simultaneously. (e) we can use flash memory to store Os and applications this can be EEPROMS or ROM which is much more robust than magnetic media and doesn't require mechinal parts thus improving longelisity (f) we also would have on board DRAM to hold programs applications in execution. EEPROM & ROM to hold & os as non volatile memory (3) Our processor can have 2 cores each with L, Lz private Caches and Lz shared Cache and main memory last is ROM, EEPROM 3. (a) TYPE-B will have higher speed because it uses VLIW architecture in which instructions are bundled together into one instruction and executed parallely wherever TYPE-A has hardware dependent ILP and VLIW is Compiler briented Amar Cormar Mond Juman

(b) TYPE-A limitation · 9+s hardware is complex · 9ts ILP depends on hardware · 9+ is expensive TYPE - B limitation · 9ts compiler is complex · Program size is large (explicit NOPs) VLIW memory bystem is complex · parallelism is under utilized for few instruction set. (c) Multiple thread support · This will make overall execution of an instruction · 9f a thread Consist of Cache misses, the other threads can continue, taking advantage of unused computing resources · The architecture become Complex, multiple threads can interfere with each other when sharing hardware resources (d) uses of FYPE-A processor · Greneral Computers like, AMD Athalon 64 process can do · This include daily tasks involving FP math and arithmatic & Integer arithmatic in day to day tasks Amar Cumar Many Jeuman

use of TYPE-B Processors · Suitable for Digital Signal processing as we need to work with more than one number of images · processing media data like compression/decomposition of image & speed data (e) Multiple (ore helps in running multiple threads in parallel, overall speed of execution is increased, also since all functional unit are in parallel, this will help in multiple issue and out of order execution Processor limited by number of functional units, no. of buses, register access ports, large window size is impractical · Statically finding parallelism. Lode size · No hazard detection in hardware · Binary Code Compatibility 4.(a) Register renaming can be done to overlome register spill problem which is as follow add A, M, 82 add ro, r1, r2 mul 80, 80, 83 renamed to mul B, A, t3 Sw B, 0(\$ SP) sw ro, o(\$5p)

add ro, \$0,\$1

add .vo, \$0,\$1 This is done to avoid hazard caused by write on its own. Read 4 only read is hazard free Amar Cumar

Mary Junas

(b) To resolve the register renaming issue in the hardware, we can do tomasulo's algorithm as inherently renaming a register by internally suffering to the reservation station. So we will have several extra registers each Come spendy to a reservation stations (c) The performance difference is that processor A is optimized for single threaded workload due to which it sometimes closes 60 % of its time to FP load, FP add etc. operations, whereas A core processor supports multithreading and thus can run 4 threads parallely. We need high independent instructions that say could be executed in a fine grain multithrealing by the processor to yield desired results. (d) The Change Which we can do in architecture to make integer multiplier from integer addr is by doing add accumulates the number of many-times as the smaller number. This Could, potentially have its own clock which is much faster than a pipeline A () B Ac Axc Eg 2×3 p= 2+2 P= 2+P Amar Cumar Manof Jeumas