Tristate Inverter

Tristate TTL because it allows three possible output states

High \_
LOW |
High impedance /

Q3 ON -> when olp high (VoH)

Q4 ON -> when dp low (VoL)

High impedance state -> Both Q3 1 Q4 OFF, as a result olp is open, it is neither High

Normal inverter when Enable input high \_\_\_\_ normal inverter diode D\_2 open circuited.

not Low.

thigh impedance state which shink current away from base of which shink current away from base of FB (ON), Q (OFF) when Enable input how > Q FB (ON), Q (OFF)

Q3, making off




Fig. 7.24 Tristate TTL inverter




Fig. 7.24 Tristate TTL inverter




Fig. 7.24 Tristate TTL inverter

enable
fig: Active high enable inventer

enable A

fig: Active Low enable inverter




Fig. 7.26 Tristate outputs connected together




Fig. 7.26 Tristate outputs connected together