









CMOS NAND GATE



(b) $A = B = 0V$
 $V_{GS1} = V_{GS2} = -V_{DD}$
 $V_{GS3} = V_{GS4} = 0V$



(c) $A = 0V, B = +V_{DD}$
 $V_{GS1} = -V_{DD}$
 $V_{GS2} = V_{GS3} = 0V$
 $V_{GS4} = +V_{DD}$



A	B	output
0	0	$V_{DD} = 5V$
0	5	V_{DD}
5	0	V_{DD}
5	5	0

\equiv NAND

CMOS NAND \rightarrow pmos \rightarrow parallel
 nmos \rightarrow series

A	B	Q ₁	Q ₂	Q ₃	Q ₄	Output
0	0	ON	ON	OFF	OFF	1
0	1	ON	OFF	OFF	ON	1
1	0	OFF	ON	ON	OFF	1
1	1	OFF	OFF	ON	ON	0

Table 7.14 Truth table of NAND gate