

### JK Flip Flop

#### JK Flip Flop


The JK Flip Flop removes these two drawbacks of <u>SR Flip Flop</u>. The <u>JK flip flop</u> is one of the most used flip flops in digital circuits. The JK flip flop is a universal flip flop having two inputs 'J' and 'K'.

The JK flip flop work in the same way as the SR flip flop work. The JK flip flop has 'J' and 'K' flip flop instead of 'S' and 'R'. The only difference between JK flip flop and SR flip flop is that when both inputs of SR flip flop is set to 1, the circuit produces the invalid states as outputs, but in case of JK flip flop, there are no invalid states even if both 'J' and 'K' flip flops are set to 1. The JK Flip Flop is a gated SR flip-flop having the addition of a clock input circuitry. The invalid or illegal output condition occurs when both of the inputs are set to 1 and are prevented by the addition of a clock input circuit. So, the JK flip-flop has four possible input combinations, i.e., 1, 0, "no change" and "toggle". The symbol of JK flip flop is the same as **SR Bistable Latch** except for the addition of a clock input. Block Diagram:







#### Circuit Diagram:



## the edge triggered Jk flip flop




Clock	J	K	Q	Q(t+1)
1	0	0	0	0




Clock	J	K	Q	Q(t+1)
子	0	0	1	1

Clock	J	K	Q	Q(t+1)	
圣	0	O	0	Ö	2 1/2
£	٥	0	ſ	ı	6 No J change
			•		J-Chang




Clock	J	K	Q	Q(t+1)
不	0	1	0	O




Clock	J	K	Q	Q(t+1)
五	0	1	1	0


clock	ナ	k	Q	act	H)
不	0	I	D	0	2- Poset
	0	1	1	0	Keec



1 2 2 2	L	Q(t+1)	Q	K	J	Clock
'   1   0   0   1		1	0	0	1	十




Clock	J	K	Q	Q(t+1)
<b>†</b>	i	0	ı	1




Clock	J	K	Q	Q(t+1)
不	(	0	1	- 1

clock	J	K	٩	Q(L+1)
1	-	0	0	1 Uset
<u>+</u>	t	0	t	




Clock	J	K	Q	Q(t+1)
子	1	1	0	1



Clock	J	K	Q	Q(t+1)
乏	1	1	1	0


clock	J	K	વ	Q(L+1)
4	1	1	0	12
<b>F</b>	1	1	1	0 J'10ggle

# +ve edge terggered Ih flip flop



Clock	J	K	Q	Q(t+1)	State
Y	0	0	O	0 9	
Z	O	0	1		
7	0	t	٥	0	
$\overline{\psi}$	O	1	- 1		\ Alo
7	- 1	0	0	0	Change
7	- (	0	- 1	1	No Change State
4	- 1	(	0	0	sole
7	1	l	t	1 1	

## the edge triggered Jk



			Elps		Olp		
Decimal	Clock	J	K	Q	Q(t+1)	State	
	Z	X	Х	Х	No Che	nge	
0	<b></b>	0	0	0	0 7		
1		6	0	l		Nghan	ge
2	七	0	l	٥	0 2	n	0
3	十	0	1	1	ل ه	esec	
4	<b>\</b>	l	0	0	! 8	Set	
5	十	l,	0	1	l J	sec	
6	1	1	ı	0 -	→1 8	Too	1.
7	1	( .	ŧ	l-	->0 J	Togg	UL.

Q(+H) = JA+KQ

Let us take 
$$J=1, K=0, Q=0$$

$$Q(t+1) = ?$$

$$Q(t+1) = J \bar{a} + \bar{k} \bar{q}$$

$$|\cdot| + |\cdot| 0$$

$$|+|0| = 1$$

Let Us take J=K=1 1 Q=1 then determine Q(t+1)


Characteristic equation for 
$$Jh \Rightarrow Q(t+1) = JQ + KQ$$

$$1.0 + 0.1$$

$$Q(t+1) = 0$$


Ik flip flop chalacteristic

Characterstic equation can be derived from the tuth table Q(tH)



Q(t+1) = JQ+RQ

Propagation delay: - Time taken for the cht a to change its olp, app after application of ilp A=1,B=1 => AB=0 Suddenly A=0, B=1 St = 10 nee then I will get my Olp after connec Dt = 50 nue propagation time to AND & some Jk flip flop, propagation dalay st = 10 nsee clock pulse width tp = 40 rue Progetikon tp > Ot \_ Q LtH=0



If tp > St -> Race around condition

Vin = 5V 
$$\Rightarrow$$
 duin = 0


dt

Home

ilp Spike

Spike wave from (Edge triggered clock)

5 nee



本格本一


#### RACE AROUND CONDITION

clock pulse width • The race around condition occurs if  $t_P >> \Delta t$ .

How we can avoid race-around condition?

We can avoid race around condition by the following way.

- 1. If  $t_P \leq \Delta t$ .
- 2. By using edge triggering flip-flop.
- 3. By using Master-Slave JK Flip-flop.



J=0, k=0, Q=1,Q(+H)=0

