## NOR-SR latch

ONon clocked flip flops.

They are not dependent on clock signal for their operation

That ch is a sequential device that checks all its onputs continuously and changes its outputs accordingly at any time independent of clock signal.

NOR gate truth table

_				
	A	B	A+B	
	٥	0	1	_
	O	1	0	J
	1	0	0	
	ļ	1	0	

0 =	$R \rightarrow 1 \rightarrow 0 = 0$	)
	, 7	
	$\times$	
	0	
	4	
0 =	s 2 > \(\bar{a} = \)	
_	L	

S	R	ą	Q <sub>tH</sub>	state
0	0	Q	0	e No Chengo
0	0	1	/ (	o No change State

$$0 = R$$

$$0 = 0$$

$$0 = 0$$

$$0 = 0$$

$$0 = 0$$

$$0 = 0$$

$$0 = 0$$


$$0 = 0$$


$$0 = 0$$


$$0 = 0$$


$$0 = 0$$

$$0 = S \qquad \overline{Q} = 1$$









S	R	Q	Q <sub>t+1</sub>	Stele	
1	I	0	Х	Not W	ed
ı	l	1	×		


$$1 = R$$

$$Q = 0$$

$$Q = 0$$

NOR gate S-R latch (N) Active high S-R latch

NOK gale J-K with



T	nets:	table	NS		
5	S R	P3 Q	Q (LH)	State	
0	0	0	0	No change	
0	l I	٥	0	Reset state	
l	0	0	, · · <b>1</b>	Set state	
	0			set sple	
1	<u> </u>	1	X	lot gued	