
## **Synchronous Counter**

O synchronous counter design is same for both the edge triggered and we edge triggered



- 2) Same clock pulse for all flipflops
- 3) Synchronous counter can be realised using any type of flip flop
- (4) Order of flip flop arrangement is not important here, cause the excitation is independent for every flip flop
- (3) It is not necessary that all flip flops in a circuit has to be of the same type, can use any Combination JK &D, JK 4T, D&T, RS&T for realizing the circuit.

Design of synchronous counter.

Step 1 No. of flip flops

Prequired no of n' flip flops

The Smallest value of n' such that no of states  $\frac{1}{2} \ge N$ Step 2 choice of flip flops and excitation table

Select the type of flip flops to be used and write the excitation table.

An excitation table is the table that lists the present state (PS), the next state (NS) and required

Step 3 Minimum explession for excitations whing K-map obtain expressions in terms of Present states and imputs

Step4 Logic diagram

excitations.

Draw logic diagrams based on minimal expressions

Design 3 bit synchronous counter (Mod 8) uning JK flip flops.

Step 1  $\rightarrow$  No. of flip flops 3 bit synchronous means, 3 flip flops n = 3  $2^n \ge N \implies 2^3 \ge N$  means  $2^3 = 8$  states

Step 2 choice of flip flop 11 Jk, need to excitation table fol Jk

Excitation table for 3 bit synchronous counter

		مدا .				JB1	KB Jc	Kc.				
		PS	JA	Ka	NS	<u> </u>			enc	ital —	i an	ilps
	O <sub>A</sub>	0,6	Oc	SAH	QBH	QcH	JA	Ka	JB	KB	Jc	Kc
	<b>P</b> O	0	00	0	0		0	×1	0	Χ	1	X
L	O	0	1.1	٥	1	0	0	X		X	Х	
	Q	t	02	0	l	1	O	X	X	b	1	X
L	D	(	13		0	0	l	×J	X	ŀ	X	
	1	6	04		٥		×	O	0	X	1	X
	I	٥	15	l	1	٥	X	0		Х	X	1
	l	l	06	l	L	1	X	0	X	0	1	X
	4	(	1 1	D	0	0	×	i	×	ı	X	1

Jh flip flop excitation

ଷ	Q(t+H)	J	k
0	0	0	X
0	1	l	X
1	0	X	1
1	1	X	0

Step 3 minimal expressions for exactation if p

The JA


And OD OT 11 10


O X X X X X


The State of the second of the exactation if p


Repressions for exact the properties of the pr











Step 4 logic diagram  $J_A = K_A = Q_B Q_C$ ;  $J_B = K_B = Q_C$ ;  $J_C = K_C = 1$  logic'1'  $Q_C$   $Q_C$ 

Fig: 3 bit syncheonous bonney counter