

Assignment

3-ECE-2

1. Define microprocessor.

A clock driven electronic integrated circuit processes the data based on the instructions called a microprocessor.

2. Define microcontroller.

A clock driven electronic integrated circuit controls the data based on instructions and I/O peripherals. It is called a microcontroller.

3. Write the differences between microprocessor and microcontroller

microprocessor	microcontroller
<ul style="list-style-type: none"> • It is only a processor. So memory and I/O components need to be connected externally. • processor doesn't have serial and parallel data. • clock speed is 5MHz-10MHz. 	<ul style="list-style-type: none"> • microcontroller has a processor along with internal memory and I/O components. • controller have serial and parallel data. • clock speed is 1MHz-10MHz.

4. What are the pros and cons of memory segmentation

Pros	Cons
<ul style="list-style-type: none"> • Allow the memory capacity to be 1MB even through the address associated with the individual instructions are 16-bits wide. • Permit a program and its data to be placed into different areas of memory whenever the program is end. 	<ul style="list-style-type: none"> • External fragmentation is present. • costly memory management algorithms. • paging keep list of free pages.

5. What is difference between Van Neumann and Harvard architecture?

Van Neumann	Harvard
<ul style="list-style-type: none"> • Same physical memory address is used for instructions and data. • There is common bus for data and instruction transfer. • Two clock cycles are required to execute single instruction. 	<ul style="list-style-type: none"> • Separate physical memory address is used for instructions and data. • Separate buses are used for transferring data and instruction. • An instruction is executed in single cycle.

6. Draw the 16-bit flag registers of 8086:

X	X	X	X	0	0	I	T	S	Z	X	AC	X	P	X	C
---	---	---	---	---	---	---	---	---	---	---	----	---	---	---	---

7. Draw the PSW of 8051.

Cy	AC	FO	RS1	RS0	OV	-	P
----	----	----	-----	-----	----	---	---

8. How many I/O lines are available on an 8051 microcontroller?

There are 4 I/O lines on an 8051 microcontroller.

9. List all the interrupts of 8051 and their priority!

IE (Interrupt Enable)

EA	-	ET2	ES	ET1	EX1	ET0	EX0
----	---	-----	----	-----	-----	-----	-----

EA - Enable interrupt

- NOT defined

ET2 - Reserved

ES - Enable serial port interrupt

ET1 - Enable timer1 overflow interrupt

EX1 - Enable external interrupt 1

ET0 - Enable timer 0 overflow interrupt

EX0 - Enable external interrupt 0

IP (Interrupt priority):

—	—	PT2	PS	PT1	PX1	PT0	PX0
---	---	-----	----	-----	-----	-----	-----

- Not implemented
- Not implemented

PT2 - Reserved

PS - Priority of serial port interrupt

PT1 - Priority of timer 1

PX1 - Priority of External Interrupt 1

PT0 - Priority of timer 0

PX0 - Priority of External Interrupt 0

10. Draw the IVT of 8086

000H		Int0 → divide error
0001H		
0002H		Int1 → single stepping
0003H		
0004H		Int2 → NMI
0005H		
0006H		Int3 → breakpoint
0007H		
0008H		Int4 → interrupt on overflow
0009H		
000AH		Int5
000BH		Int6
000CH		Int7
000DH		
000EH		
000FH		
0010H		
0011H		
0012H		
0013H		
0014H		
0015H		
0016H		
0017H		
0018H		
0019H		
001AH		
001BH		
001CH		
001DH		
001EH		
001FH		
0020H		
0021H		
0022H		
0023H		
0024H		
0025H		
0026H		
0027H		
0028H		
0029H		
002AH		
002BH		
002CH		
002DH		
002EH		
002FH		
0030H		
0031H		
0032H		
0033H		
0034H		
0035H		
0036H		
0037H		
0038H		
0039H		
003AH		
003BH		
003CH		
003DH		
003EH		
003FH		
0040H		
0041H		
0042H		
0043H		
0044H		
0045H		
0046H		
0047H		
0048H		
0049H		
004AH		
004BH		
004CH		
004DH		
004EH		
004FH		
0050H		
0051H		
0052H		
0053H		
0054H		
0055H		
0056H		
0057H		
0058H		
0059H		
005AH		
005BH		
005CH		
005DH		
005EH		
005FH		
0060H		
0061H		
0062H		
0063H		
0064H		
0065H		
0066H		
0067H		
0068H		
0069H		
006AH		
006BH		
006CH		
006DH		
006EH		
006FH		
0070H		
0071H		
0072H		
0073H		
0074H		
0075H		
0076H		
0077H		
0078H		
0079H		
007AH		
007BH		
007CH		
007DH		
007EH		
007FH		
0080H		
0081H		
0082H		
0083H		
0084H		
0085H		
0086H		
0087H		
0088H		
0089H		
008AH		
008BH		
008CH		
008DH		
008EH		
008FH		
0090H		
0091H		
0092H		
0093H		
0094H		
0095H		
0096H		
0097H		
0098H		
0099H		
009AH		
009BH		
009CH		
009DH		
009EH		
009FH		
00A0H		
00A1H		
00A2H		
00A3H		
00A4H		
00A5H		
00A6H		
00A7H		
00A8H		
00A9H		
00AAH		
00ABH		
00ACH		
00ADH		
00AEH		
00AFH		
00B0H		
00B1H		
00B2H		
00B3H		
00B4H		
00B5H		
00B6H		
00B7H		
00B8H		
00B9H		
00BAH		
00BBH		
00BCH		
00BDH		
00BEH		
00BFH		
00C0H		
00C1H		
00C2H		
00C3H		
00C4H		
00C5H		
00C6H		
00C7H		
00C8H		
00C9H		
00CAH		
00CBH		
00CCH		
00CDH		
00CEH		
00CFH		
00D0H		
00D1H		
00D2H		
00D3H		
00D4H		
00D5H		
00D6H		
00D7H		
00D8H		
00D9H		
00DAH		
00DBH		
00DCH		
00DDH		
00DEH		
00DFH		
00E0H		
00E1H		
00E2H		
00E3H		
00E4H		
00E5H		
00E6H		
00E7H		
00E8H		
00E9H		
00EAH		
00EBH		
00ECH		
00EDH		
00EEH		
00EFH		
00F0H		
00F1H		
00F2H		
00F3H		
00F4H		
00F5H		
00F6H		
00F7H		
00F8H		
00F9H		
00FAH		
00FBH		
00FCH		
00FDH		
00FEH		
00FFH		

→ dedicated

→ IRB (55b & 4)

11. What is the difference between a packed and unpacked BCD?

• Packed BCD represented as first 4bits and last 4bits in a byte.

75 → 01110101

• Unpacked - BCD is each number is represented by its own byte

75 → 00000111 00000101

12. Write the formula to compute physical/effective address of a word for 8086 ?

$$PA = 16H \times SA + OA$$

OA \rightarrow offset address

SA \rightarrow segment address

13. List various flag manipulation instructions of 8086.

CLC - clear carry flag

CMC - complement carry flag

STC - set carry flag

CLE - clear directional flag

STD - set directional flag

CLI - clear interrupt flag

STI - set interrupt flag

14. What is ALE and its significance ?

ALE is address Latch Enable, it indicates the availability of the valid address on AD₀-AD₁₅.

15. What is HOLD & HLDA and their significance ?

It is 30 & 31 pins in 8086 indicates another master in requesting local bus.

\rightarrow processor acknowledges local bus through HLDA

\rightarrow HOLD is an asynchronous input and requires external synchronization.

16. What is \overline{BHE} and its significance ?

- \overline{BHE} is active low during T_1 for read, write and interrupt acknowledge cycles.

- status information is available during T_2 , T_3 & T_4 .

- Becomes tristated during hold.

What is the difference between an array and a string?

An array is a data structure while a string is an object. Arrays can hold any data types, while strings hold only char data types. Arrays have fixed length while strings do not.

18. Why the crystal frequency of a microcontroller must be a minimum frequency specified by the vendor?

Crystal frequency of a microcontroller must be a minimum frequency specified by the vendor to get the standard baud rates for UART communication.

19. Draw SCON register.

SM0	SM1	SM2	REN	TB8	RBF	TI	RJ
-----	-----	-----	-----	-----	-----	----	----

20. Draw TCON register.

TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0
-----	-----	-----	-----	-----	-----	-----	-----

21. Draw PCON register.

SMOD	-	-	-	GF1	GF0	PD	IDLE
------	---	---	---	-----	-----	----	------

22. Draw IP register.

-	-	PT2	PS	PT1	PL1	PT0	PL0
---	---	-----	----	-----	-----	-----	-----

23. Draw TMOD register.


Gate	ctrl	M1	M0	Gate	ctrl	M1	M0
------	------	----	----	------	------	----	----

24. What does TEST instruction perform?

TEST is a pin examined by a WAIT instruction.

- If low, execution will continue else the processor will remain in idle state.

25. Draw the instruction format of a typical 8086 instruction:



26. What are the various components of assembly language instruction?

Basic elements of assembly language instruction are

- Directives
- Labels
- Comments
- Operands

27. What is the size of ARM instruction?

32-bit

28. What is the size of Thumb instruction?

16-bit

29. What is the size of Jazelle instruction?

8-bit

30. A constant cannot be a destination operand in 8086 (T/F)?

True

31. What are different datatypes of an ARM processor?

Byte - 8-bit

Halfword - 16-bit

Word - 32-bit

Long word - 64-bit

32. Status of 8086 SP after push and pop operations.

push : stack pointer decremented by 2

POP : stack pointer incremented by 2

33. Status of 8051 SP after push and pop operations.

push : stack pointer incremented by 1

POP : stack pointer decremented by 1

Why is the instruction byte queue size of 8086 is 6 bytes?
 Longest instructions can be possible upto 6 bytes hence instructions queue has size of 6-bytes in 8086

25. Operating frequency of 8086 is ?

5MHz. to 10MHz

26. UART full form.

Universal Asynchronous Receiver and Transmitter

27. Difference between minimum and maximum modes of 8086

Minimum mode	maximum mode
<ul style="list-style-type: none"> • there can be only one processor • circuit is simpler • multiprocessing cannot be performed • performance is lower 	<ul style="list-style-type: none"> • there can be multiple processor • circuit is more complex. • multiprocessing can be performed • High performance.

28. What various versions of ARM cortex based on Applications.

ARM-cortex ; A-series [Advanced computing applications]

ARM-cortex ; R-series [used for real time applications]

ARM-cortex ; M-series [microcontroller based applications]

29. Expand OMAP.

open multimedia Application processor

30. What is the difference between a microprocessor and DSP?

Microprocessor	DSP
<ul style="list-style-type: none"> • Instructions are executed in single cycle of the clock • parallel execution is possible 	<ul style="list-style-type: none"> • multiple clock cycles are required for execution. • Execution of instruction is always sequential.

41. List the segment registers of 8086.

code segment (CS)

data segment (DS)

Stack segment (SS)

Extra segment (ES)

42. List out bit-wise logical instructions of 8086.

AND, ORL, XOR, CLR, CPL, RL, RCL, RR, RRC, SWAP

43. List the conditional branching instructions of 8086.

CALL - A call, L call

RET - Return

RETI - Return from an interrupt subroutine

Jump - Ajmp, ljmp, sjmp, jz, jnz, jnc, djne

44. Write a short note on dptr.

- DPTR is a 16-bit register has not any internal address.

- DPTR has two 8-bit register DPH & DPL these are addressable registers.

- DPTR points to program.

45. Write short note on ARM instructions B and BL.

B :- The B instruction causes a branch to label

BL :- The BL instruction copies the address of the next instruction in PC , and causes a branch to label.

46. How do you reset 8086?

The reset pin of 8086 and other processors will be cause the CS:IP to point to FFFF:0000 which is the lowest 16 bytes of memory. In that location ^{only} is a jump instruction to somewhere in the memory space to initialize the processor.

How could you reset 8051?

The 8051 is reset by holding the RST high for atleast two machine cycles and then returning it low.

48. SP content of 8051 when it is reset?

If SP is resets then it sets to 07H, it can be changed to any internal address.

49. I/O port buffer content when 8051 is reset?

When I/O_{port} is resets then it sets to FFH.

50. List the index registers of 8086.

i. Source index register

ii. destination index register

51. List the pointer registers of 8086

i. stack pointer register

ii. Base pointer register

52. What are the addressing modes supported by 8051 instructions?

i. Immediate addressing mode

ii. Register addressing mode

iii. direct addressing mode

iv. Indirect addressing mode.

53. What is NMI?

Pin no: 19 - NMI (Non maskable interrupt)

• It is an edge-triggered i/p causes a Type-2 interrupt

• Input is internally synchronised.

54. How do you compute the address of ISR in 8086?

The vector address for an 8086 interrupt is obtained from a vector table implemented in the first 1KB memory space

$$CS:IP = 4 \text{ bytes} = 256 \times 4 = 1024 = 2^{10} = 1 \text{ KB } [00000H - 03FFFH].$$

55. What are different 8051 timer modes?

TMOD, TCON, TEO, THO, TEL, THE

56. What are different 8051 serial communication modes?

SCON

SBUF

PCON

57. Write short note on \overline{WR} and \overline{RD} .

\overline{RD} :- \overline{RD} indicates that the 8086 is performing a read of data of the bus.

• It only shows T_1, T_2, T_3 of any read cycle.

\overline{WR} :- The 8086 switches \overline{WR} to logic 0 to signal external device that valid write or output data on the bus.

58. What is the principle of even & odd address banks?

• The organisation of memory into two banks and providing bank select signals allows the programmer to read/write the byte operand in any memory address through 16-bit data bus.

• Byte data with an even address transferred on D_4-D_0

• Byte data with an odd address transferred on D_15-D_8

59. What is long multiplication in ARM?

Long byte multiplication length is of 64-bit in ARM.

60. What is accumulation in ARM multiplication operations?

Multiplication in ARM can be performed as only multiplication and multiply & accumulation

• Where the result can be stored as 32-bit / 64-bit.

61. List various barrel shifter operations?

LSL ASR ROR

LSR ROL

What is difference between packed BCD and unpacked BCD numbers?

• Packed BCD represented as first 4bits and last 4bits in a byte.

45 \rightarrow 01110101

• unpacked BCD represented its each number by its own byte

45 \rightarrow 00000111 00000101

63. What is difference between MOV, MOVB, MOVX, ROST instructions?

• MOVX :- This instruction is used to transfer data between external RAM and internal register 'A'.

• MOVB :- This instruction is a data transfer instruction between accumulator and program code.

• MOV :- This instruction is an internal data which transfers between the internal registers.

64. What is SJMP and LJMP?

• SJMP :- It is short jump, relative address is 8-bit it support to a location forward

• It uses 8-bit address, it is an 2 byte instruction.

• LJMP :- It is long jump, range is 64KB

• It uses 16 bit address, it is an 3 byte instruction.

65. What is CJNE and DJNZ?

• CJNE :- CJNE instruction compares the first two operands and branches to specified destination if their values are not equal. If the values are the same, execution continues with the next instruction.

• DJNZ :- DJNZ instruction decrements the byte indicated by the first operand and, if the resulting value is not zero, branches to the address specified in the second operand.

66. How is load a constant into a segment register of 8086?
We can load a data into a segment register, first loading it into a general purpose register and then we have to move it from this general register to the segment register.

67. What is the size of each logical segment of 8086 memory?
Each logical segment has 64KB of memory and each type DS, CS, ES, SS have 256KB of memory.

68. 8051 ROM has 4 address banks (T/F):

True

69. 8051 RAM has program code (T/F):

False

70. 8051 timers are 16-bit (T/F):

True.

71. Define coprocessor.

An ARM core can have one or more coprocessors, to extend the availability of instructions, configurable registers, and I/O peripherals interfacing.

72. List any 4 conditional execution opcodes of ARM?

MI : minus / Negative

PL : positive logic

VS : over flow

VC : VC no overflow

What is the difference between a signed and unsigned numbers?

- signed numbers use sign flag or can be distinguish between negative values and positive values.
- whereas unsigned numbers stored only positive numbers but not negative numbers.

44. Write any 4 8086 Assembler directives?

dB : define byte

Assume

Offset

Label

45. What is the difference between a procedure and macro?

- procedure :- Set of instructions which can be called repetitively that performs a specific task.
- Requires less memory.
- Macro :- Sequence of instructions that is written within the macro definition to support programming.
- Requires more memory.

46. Write a short note on LDS and LES?

- LDS/LES : Load pointer to DS/ES.
- Loads DS, ES are instructions for specified destination, content of 5000H.

47. What is the size of SBUF?

8-bit of size.

78. How many timing cycles an 8086 clock has?

cycles: (5) T_1, T_2, T_3, T_4, T_5 in write mode

cycles: (4) T_1, T_2, T_3, T_4 in read mode

79. How many timing cycles an 8051 clock has?

Each machine cycle in 8051 has 12 clock cycles.

80. Draw a 4-stage pipelining.

