

Normally $L > x_{ds} + x_{do}$ to avoid edge effect in mos t_o

Short Channel transistor:- MOSFET is considered to be short, when the channel length L is in the same order of mag of the depletion layer width of source & drain


$$L = x_{ds} + x_{do}$$

↓
channel length depletion layer width of S & D.

$$L_{eff} = L - \Delta L = x_j$$

↓
just depn

→ When the channel length is $\ll 1 \mu m$, SCE becomes dominant leading to undesirable effect in MOSFET.



→ With short channel, faster CKT
High I_{drive}
Cap reduced, \uparrow operating speed possible

Short channel effect

- ① Velocity saturation
- ② Mobility degradation
- ③ Channel length modulation
- ④ punch through effect
- ⑤ DIBL effect
- ⑥ Hot electron effect

Due to short channel effect
a lot of operating char^s
to varies

→ 2 E.f in mosfet

$$E_{lat} = \frac{V_{ds}}{L} = E_x$$

$$E_{ver} = \frac{V_{gs}}{t_{ox}} = E_y$$

Velocity Saturation Effect:- As device dimensions \downarrow , gate oxide thickness, entire physical dimensions of device are scaled down. So supply V is also scale.

In long channel, gate V produced vertical E.f (E_y)

Lateral E.f " due to V_{ds} (E_x) & plays a crucial role

$$V_{ds} \uparrow \uparrow, E_x \uparrow \uparrow$$

$v_d \Rightarrow$ drift velocity of carrier

Linear region

$$V_{ds} > 0$$

$$V_{ds} < (V_{gs} - V_t)$$

Drain Saturation voltage

$\Rightarrow V_{ds} \uparrow, E_x \uparrow, v_d$ across the channel \uparrow, \downarrow current density $\uparrow, I_0 \uparrow$

(Point) $v_d = \mu \cdot E$ [Drift velocity] v_d of carrier \uparrow

$$J = nq\mu n E$$

$$I = J \cdot A \rightarrow (\text{Cross Sectional Area of mos } L \cdot W)$$

$I_D \propto V_{ds}$

$\Rightarrow E \cdot f$ is produced. when we apply small amount of drain to source voltage [$V_{ds} < (V_{gs} - V_t)$]

\Rightarrow mobility is const for smaller value of $E \cdot f$ ($v_d \propto E$)

\Rightarrow Large V_{ds} , Large $E \cdot f$ (Lateral $E \cdot f$ stronger) ~~at~~ drain, μ is not const


μ is decreases $\mu \propto \frac{1}{E}$ (mobility of e^- decreases), v_d const

$v_d = \mu E$
 \downarrow large, so drift velocity const. No linear relationship
 Small

(v_d const)

\Rightarrow Above critical $E \cdot f$, carriers tends to loose drift velocity, stabilize $E \cdot f$, so ultimately they can't move faster $\} \rightarrow$ Sat Speed

$\Rightarrow V_{gs}$ is main controlling element for the movement of charge carrier, but v_d, μ are controlled by large applied V_{ds} in above case



$\Rightarrow g_m$ of device reduces
 $\Rightarrow I_D$ is limited by velocity satur. instead of pinch off.

$\Rightarrow I_D$ is limited by velocity satur. instead of pinch-off. This occurs

NOTE This occurs in short channel devices when the dimensions are scaled & lowering the bias voltage

- Carriers travelling along the channel in the existence of high lateral E.F.
- Above a critical E.F., the carriers tend to lose its drift velocity & stabilize their speed & ultimately can't move faster
- The value of critical E.F. is set by the choice of materials used in the channel.


$$v_d = \frac{\mu \cdot E_{lat}}{1 + \frac{E_{lat}}{L \cdot E_c}}$$

$$I_{D_{ss}} = \frac{\mu n C_{ox}}{2} \left(\frac{W}{L} \right) \frac{(V_{GS} - V_{th})^2}{1 + \left(\frac{V_{GS} - V_{th}}{L \cdot E_c} \right)}$$

So $L \uparrow$, $\frac{V_{GS} - V_{th}}{L \cdot E_c}$ term neglected

So $L \downarrow$, $I_{D_{ss}} = \mu n C_{ox} \left(\frac{W}{L} \right) (V_{GS} - V_{th}) \cdot E_c$

$$I_{D_{ss}} = \mu n C_{ox} (W) (E_c) (V_{GS} - V_{th})$$



2

Mobility degradation :- $E_{ves} \uparrow = \frac{V_{GS} \uparrow}{L_{ox}}$; $V_{GS} \uparrow$, more e^- are move towards channel, so collision occur among the channel & all e^- move towards surface of sub. So mobility decreases, $I_{Ds} \downarrow$

$$\mu_n = \frac{\mu_{n0}}{1 + \eta (V_{GS} - V_{th})}$$

↓
Empirical Const

$V_{GS} \uparrow$, L , t_{ox} reduces

$$\mu_{eff-n} = \frac{540 \text{ cm}^2/\text{V-sec}}{1 + \left(\frac{V_{GS} + V_t}{0.54 \left(\frac{\text{V}}{\text{nm}} \right) \cdot t_{ox}} \right)}$$

$$\mu_{eff-p} = 180 \text{ cm}^2/\text{V-sec}$$





$$1 + \left(\frac{V_{GS} + 1.5 V_t}{0.338 / 1. t_{ox}} \right)$$

In long channel The current is Controlled by V_{GS}

by V_{GS} & V_{DS} & ϕ

C^- are easily penetrate into the channel

Long Channel b^8


$$V_S = 0, \quad V_d = 0$$

$$V_S = 0, \quad V_{DS} > 0$$


\Rightarrow When V_{DS} is applied at drain side, $V_{GS} > V_{Th}$, Conduction Band at drain side starts to decrease \nearrow R.B. D.R Extends downwards, C.B at drain side, Extended downwards. E_F are also drifting down. (more Band Bending), Barrier at source no charge ~~is not~~ separated, Barrier at drain side \uparrow \nearrow S_F are largely separated. Controlled Effect when Δ Voltage

largely separated.

⇒ Bias at source is only modulated, when Δ voltage at gate side. In long channel

Short channel : As channel is short, Barrier at Source side is also affected by drain, so drain influence source of Barrier

- \rightarrow Barrier at Source is modulated / Controlled by drain Bias
- \rightarrow At Source side potential Barrier is reduced due to drain Bias, which allows more e^- to flow v_m is \propto drain Bias
- \rightarrow DIBL Effect is undesirable, as it lowers V_m of device
- \rightarrow The inversion of the channel becomes indep. of gate voltage & even when $V_{gs} < V_{th}$, the I flows.
- \rightarrow Under this region the I flow should be negligible but in short channel, this occurs in a reverse manner



t^{δ} enters in ON state w/o depends on V_{ds} .

drain V helps to conduct the t^{δ} . \rightarrow Short channel with $\uparrow V_{ds}$ & decreasing channel L , we try to

~~It~~ Operate the t^{δ} .

$$DIBL = \frac{V_m}{V_{ds}}$$

ΔV_{ds} , with immediate ΔV_m so t^{δ} ON state

Short channel



- ① It leads master has good processing speed
- ② Require low operating potential
- ③ $\uparrow t^{\delta}$ density on a chip

DIBL
Surface Scattering
Velocity Saturation
Impact Ionization
HEE

The potential barrier at source is now reduced due to drain bias, which allows more e^- to flow from S to Drain.

⇒ Though at short channel length, the inversion of channel starts earlier.

Channel Length Modulation (CLM)



When $V_{ds} \uparrow$, $\Delta L \uparrow$

$$L_{eff} = L - \Delta L$$

$$\Delta L \propto V_{ds} \Rightarrow \Delta L = \lambda' V_{ds}$$

$$\Rightarrow \frac{\Delta L}{L} = \frac{\lambda'}{L} V_{ds} \Rightarrow \lambda \cdot V_{ds}$$

Drain Resistance $\downarrow R = \frac{SL}{n}$

$$I_{ds,n} = \frac{1}{2} \mu_n C_{ox} \left(\frac{W}{L} \right) (V_{gs} - V_{tn})^2 \left(1 + \frac{\Delta L}{L} \right)$$

$$I'_{ds} = \frac{1}{2} \mu_n C_{ox} \left(\frac{W}{L} \right) (V_{gs} - V_{tn})^2 (1 + \lambda V_{ds})$$

$$I'_{ds} = I_{ds} (1 + \lambda V_{ds})$$

\downarrow with CLM \downarrow w/o CLM

$$r_{ds} = \frac{\partial I_{ds}}{\partial V_{ds}} \Rightarrow \frac{1}{r_{ds}} = \frac{\partial I'_{ds}}{\partial V_{ds}}$$

$$\frac{1}{r_{ds}} \in \text{SPI} \cdot V \Rightarrow r_{ds} = \frac{1}{\lambda \cdot I_{ds}} = \frac{1}{\lambda \left[\frac{1}{2} \mu_n C_{ox} \left(\frac{W}{L} \right) (V_{gs} - V_{tn})^2 \right]}$$

CLN & punch through effect illustrate similar issue of DIBL related to shortening of length of channel region with an increase in drain bias is known as CLM.

The Inversion region expands towards source, with \uparrow in drain bias.

\Rightarrow Shortening the channel length \downarrow the channel resistance

is directly \propto to channel length.

\Rightarrow This reduced channel resistance pulls more e^- to flow from S to Drain, thus \uparrow ing the drain I with drain bias.

for FET operating in Saturation.


Special case of channel length modulation is punch through effect.

\Rightarrow When V_{ds} is High, Drain D.R. extends much towards the source side causing a greater number of e^- to directly reach drain effortlessly.

\Rightarrow The I_D is \uparrow ed irrespective of V_{gs} . This effect is undesirable as gate has no ~~the~~ control over the channel.

& e^- starts to move even at the sub V_{th} region.

& this current would be a sub V_{th} leakage I causing a serious Reliability issue.



6

Impact Ionization :- As gate length is reduced, E_f at drain in saturation I_{sat} , keeping fixed drain voltage

$$E_{lat} = \frac{V_{ds}}{L}, \quad E_{ver} = \frac{V_{gs}}{E_{ox}}$$

$$E_{lat} = \frac{V_{ds}}{L'} = \frac{V_{ds}}{\frac{L}{S}} = \frac{S V_{ds}}{L}$$

⇒ As L is scaled down, $V_{ds} \uparrow$, $E_{lat} \uparrow$, $v_d \uparrow$, e^- move with high velocity, so kinetic energy of this e^- or carriers \uparrow drastically, so e^- become hot.



⇒ When $V_{ds} \uparrow$, $E_{lat} \uparrow$, so e^- move towards the drain \uparrow $v_d \uparrow$, kinetic energy \uparrow . As hot e^- are moving towards drain with very high energy, as e^- towards drain high, so we observe impact ionization.

[When V_{ds} is very large, the e^- from the source are accelerated in the channel & arrive at drain with high velocities & hence high kinetic energy]

⇒ This can cause "degradation of the t_x or instability". This phenomenon is called Hot Carrier Effect.

⇒ [At Drain side, E_f is high, e^- are imparted enough energy to become hot. These hot e^- 's impact the drain, dislodging holes that are there is swept toward the $-vely$ charged substrate.

Due to this there is a Substrate P. [This effect is known as impact ionization]



It is the process in a material by which one energetic charge carrier can lose energy by the creation of electron-hole pairs.

⇒ In S.C, an e^- (hole) with enough K.E. can knock a bound e^- out of its bound state (in V.B) & promote it to a state in C.B, creating an e^- -hole pair.