




NMOS Logic Family

V_{GS}	NMOS
0V	OFF
5V	ON

Table 6.9 summarizes the operation of NMOS inverter



$V_{IN} (V_{GS})$	Q_2	$V_O = \overline{V_{IN}}$
0 V (logic 0)	OFF	+ 5 V (logic 1)
5 V (logic 1)	ON	0 V (logic 0)








Input	output
0V	5V
5V	0V


≅ NOT gate



$$\text{output} = V_{DD} - I R$$

$$\text{output} = V_{DD}$$





A	B	output
0	0	5V
0	5	5V
5	0	5V
5	5	0V




\approx NAND


Table 7.11 summarizes the operation of NMOS NAND gate

A	B	Q_2	Q_3	$V_o = \overline{AB}$
0	0	OFF	OFF	1
0	1	OFF	ON	1
1	0	ON	OFF	1
1	1	ON	ON	0

Table 7.11

NMOS NOR GATE





A	B	output
0	0	5V
0	5	0
5	0	0
5	5	0

\cong NOR gate

Table 7.12 summarizes the operation of NMOS NOR gate.

A	B	Q_1	Q_2	$V_o = A + B$
0	0	OFF	OFF	1
0	1	OFF	ON	0
1	0	ON	OFF	0
1	1	ON	ON	0

Table 7.12

Characteristics of NMOS

Operating speed : Low operating speed with propagation delay time around 50ns. This is because it has high output resistance, very high input resistance and reasonably high input capacitance.

Noise Margin : Typically 1.5 V

Fan out : Typically 30

Power drain : Less, around 0.1 mW per gate.