





Datapath subsystems - Adder



Instructor – Dr. Madhav Rao

Half Adder




A	B	Sum	Carry-out Cout
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

$$S = A \oplus B$$

$$Cout = A \cdot B$$

NPTEL

Full Adder



A Full Adder truth table showing the relationship between inputs A, B, and Cin, and outputs Sum and Cout.

A	B	Cin	Sum	Cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

$$\text{Sum} = A \oplus B \oplus \text{Cin}$$

$$\text{Sum} = AB\bar{\text{Cin}} + \bar{A}B\bar{\text{Cin}} + \bar{A}\bar{B}\text{Cin}$$

$$+ AB\text{Cin}$$

$$\text{Cout} = AB + BC\text{Cin} + A\text{Cin}$$


$$= \text{Majority}(A, B, \text{Cin})$$

Full Adder

Propagate

	A	B	Cin	S	Cout	Generate
0	0	0	0	0	0	0
0	0	0	1	1	0	0
1	0	1	0	1	0	0
1	0	1	1	0	1	0
1	1	0	0	1	0	0
1	1	0	1	0	1	0
0	1	1	0	0	1	1
1	1	1	1	1	1	1

- 
- Generate means without Cin , A and B should generate a Carry.
 - Propagate means Cin should be propagated to Cout without generating a Carry.



Transistor level design


$$\text{Sum} = A \bar{B} \bar{C}_{in} + \bar{A} B \bar{C}_{in} + \bar{A} \bar{B} C_{in} + A B C_{in}$$

$$\text{Sum} = \bar{A} B C_{in} + A \bar{B} C_{in} + A B \bar{C}_{in} + \bar{A} \bar{B} \bar{C}_{in}$$

NPTEL

→

$$\text{Sum} = \bar{A}B\bar{C}_{in} + A\bar{B}\bar{C}_{in} + AB\bar{C}_{in} + \bar{A}\bar{B}\bar{C}_{in}$$




pull-down circuit

pull-up circuit → mirror topology

16 Transistors

$$C_{out} = \overline{\bar{A} \bar{B}} + \bar{C} (\bar{A} + \bar{B})$$



pull-down

pull-up : mirror topology


10 Transistors

Sum & Cout & $\bar{A}, \bar{B}, \bar{C}$: $16 + 10 + 6 = 32$
Transistors

Compact Design


$$\overline{S} = \overline{ABC} + \overline{(A+B+C)} \overline{C_{out}}$$

$$\overline{C_{out}} = \overline{AB + AC + BC} = \overline{AB} + \overline{C(A+B)}$$



NPTEL


Pull-Down:



24 Transistors + 4 transistors = 28 transistors




Datapath subsystems - Adder



Instructor – Dr. Madhav Rao


Pull-Down:



24 Transistors + 4 transistors = 28 transistors


V_{dd}

Layout



GND

Carry Ripple Adder



$$S_1 = A_1 \oplus B_1 \oplus C_0$$

$$C_1 = A_1 B_1 + A_1 C_0 + B_1 C_0$$

2-XOR

$$S_1 = A_1 \oplus B_1 \oplus C_0$$

$$S_2 = A_2 \oplus B_2 \oplus C_1$$

$$\begin{aligned} S_{15} &= A_{15} \oplus B_{15} \oplus C_{14} \\ S_{16} &= A_{16} \oplus B_{16} \oplus C_{15} \end{aligned}$$

2-AND, 3-OR

$$C_1 = A_1 B_1 + A_1 C_0 + B_1 C_0$$

$$C_2 = A_2 B_2 + A_2 C_1 + B_2 C_1$$

$$C_{14} = A_{15} B_{15} + A_{15} C_{14} + B_{15} C_{14}$$

$$C_{15} = A_{16} B_{16} + A_{16} C_{15} + B_{16} C_{15}$$

$$t_{C_0 \rightarrow S_{16}} = t_{\text{XOR}} + 15(t_{\text{OR}} + t_{\text{AND}})$$
$$t_{C_0 \rightarrow C_{16}} = 16(t_{\text{OR}} + t_{\text{AND}})$$

NPTEL

$t_{3-\text{OR}}$ $t_{2-\text{AND}}$

$t_{3-\text{OR}}$ $t_{2-\text{AND}}$

Generate and Propagate Signals

Propogate

	A	B	Cin	S	Cout	Generate
0	0	0	0	0	0	0
1	0	0	1	1	0	0
1	0	1	0	1	0	0
1	0	1	1	0	1	1
1	1	0	0	1	0	0
1	1	0	1	0	1	1
0	1	1	0	0	1	1
1	1	1	1	1	1	1

Generate (G) a carry if carry-out is truly independent of carry-in.

Propagate (P) a carry if its carry-out is true, when there is a carry-in.

$$G_i = A_i \beta_i$$

$$P_i = A_i \oplus \beta_i$$

} Generate and Propagate bits

$$S = A \oplus B \oplus C_{in}$$

$$C_{out} = AB + BC_{in} + AC_{in}$$

$$S_i = A_i \oplus \beta_i \oplus C_{i-1}$$

$$S_i = P_i \oplus C_{i-1}$$

$$G_{i-1} : 0 = C_{i-1}$$

Group generate signal

Definition of Group $G_{i:j}$ & $P_{i:j}$ still remains the same--- Generating Carry-out from the group irrespective of Carry-in to Group, and propagating a carry-out from the group, when there is a carry-in to the group.

$$G_{1:0} = G_{1:1} + P_{1:1} G_{0:0}$$

$$\begin{aligned} G_{1:0} &= G_1 + P_1 G_0 \\ &= A_1 B_1 + \left(A_1 \bar{B}_1 + \bar{A}_1 B_1 \right) C_0 \\ &= A_1 (B_1 + \bar{B}_1 C_0) + \bar{A}_1 B_1 C_0 \\ &= A_1 (B_1 + C_0) + \bar{A}_1 B_1 C_0 \end{aligned}$$


$$\begin{aligned}G_{1:0} &= A_1 B_1 + A_1 C_0 + \bar{A}_1 B_1 C_0 \\&= B_1 (A_1 + \bar{A}_1 C_0) + A_1 C_0\end{aligned}$$

$$G_{1:0} = B_1 A_1 + B_1 C_0 + A_1 C_0$$

$G_{1:0} = C_1$

⋮


NPTEL

$G_{2:0} = C_2$

$S_i = P_i \oplus G_{i-1:0}$


$$G_{i:j} = G_{i:K} + P_{i:K} G_{k-1:j}$$

group propagate signal



$$G_{n-1:0} = G_{n-1:K} + P_{n-1:K} G_{k-1:0}$$

$$S_N = P_N \oplus G_{n-1:0}$$



Datapath subsystems - Adder


Instructor – Dr. Madhav Rao



NPTEL


$$G_{i:j} = G_{i:K} + P_{i:K} G_{k-1:j}$$


group propagate signal


$$G_{n-1:0} = G_{n-1:K} + P_{n-1:K} G_{k-1:0}$$

$$S_N = P_N \oplus G_{n-1:0}$$


$$G_{i:j} = G_{i:k} + P_{i:k} G_{k-1:j}$$

Group Generate signal will generate a carry-out if higher bits generate or lower bits generate-& higher bits propagate.


$$P_{i:j} = P_{i:k} P_{k-1:j}$$

Group Propagate signal will propagate a carry-out if higher and lower bits, both propagate.

#Example

$$A = 1111 \quad B = 0101, C_{in} = C_0 = 0$$

$$P_i = A_i \oplus B_i$$

$$P_1 = 0$$

$$P_2 = 1$$

$$P_3 = 0$$

$$P_4 = 1$$

$$G_i = A_i B_i$$

$$G_1 = 1$$

$$G_2 = 0$$

$$G_3 = 1$$

$$G_4 = 0$$

$$G_{i:0} = G_{i:i} + G_{i-1:0} P_{i:i}$$

$$G_{1:0} = G_1 + G_0 P_1 \\ = 1$$

$$G_{2:0} = G_2 + G_{1:0} P_2 \\ = 1$$

$$G_{3:0} = G_3 + G_{2:0} P_3 \\ = 1$$

$$G_{4:0} = G_4 + G_{3:0} P_4 \\ = 1$$

$$C_4 = 1$$

$$S_i = P_i \oplus G_{i-1:0}$$

$$S_1 = 0 \oplus 0 \\ = 0$$

$$S_2 = 1 \oplus 1 \\ = 0$$

$$S_3 = 1 \oplus 0 \\ = 1$$

$$S_4 = 1 \oplus 1 \\ = 0$$

$$S = 0100$$

Carry Ripple Adder:

Generate G bits and Propagate P bits.

$$G_i = A_i B_i, \quad P_i = A_i + B_i$$


Generate Group



$$G_{i:0} = G_i + G_{i-1:0} P_i$$


Sum bits

$$S_i = P_i + G_{i-1:0}$$

NPTEL







P-G Architecture

tripple
Carry
Adder

$$t_{\text{tripple}} = t_{\text{pg}} \underset{\text{bitwise}}{+} (n-1) \square + t_{2-\text{XOR}}$$

sum bit
 $P_i \oplus G_{i-1:0}$

$t_{2-\text{AND}}$

$t_{2-\text{XOR}}$

$2\text{-AND}, 2\text{-OR gate}$

Earlier -- Carry-Ripple architecture

$$t_{c_{in} \rightarrow s_N} = (n-1) \left(t_{3-\text{OR}} + t_{2-\text{AND}} \right) + t_{2-\text{XOR}}$$

P-G architecture is better



Datapath subsystems – Carry Skip Adder

Instructor – Dr. Madhav Rao

Carry Skip Adder (CSA) – Shortens the critical path by computing Group propagating signals

carry-Ripple-Adder

$$G_{1:0} = G_{1:1} + P_{1:1} G_{0:0}$$

$$G_{2:0} = G_{2:2} + P_{2:2} G_{1:0}$$

carry-skip-Adder

$$G_{4:1} = G_{4:4} + P_{4:4} G_{3:1}$$

$$G_{3:1} = G_{3:3} + P_{3:3} G_{2:1}$$

$$G_{2:1} = G_{2:2} + P_{2:2} G_{1:1}$$

$$G_{4:0} = G_{4:1} + P_{4:1} G_{0:0}$$

(I)

$$G_{4:1} = G_{4:4} + P_{4:4} G_{3:1}$$

$$\downarrow G_{3:1} = G_{3:3} + P_{3:3} G_{2:1}$$

$$\downarrow G_{2:1} = G_{2:2} + P_{2:2} G_{1:1}$$

(II)

$$G_{4:0} = G_{4:1} + P_{4:1} G_{0:0}$$

$$G_{8:0} = G_{8:5} + P_{8:5} G_{9:0}$$

$$G_{12:0} = G_{12:9} + P_{12:9} G_{8:0}$$

$$G_{16:0} = G_{16:13} + P_{16:13} G_{12:0}$$

(I)

$$G_{8:5} = G_{8:8} + P_{8:8} G_{7:5}$$

$$G_{7:5} = G_{7:7} + P_{7:7} G_{6:5}$$

$$G_{6:5} = G_{6:6} + P_{6:6} G_{5:5}$$

(I)

$$G_{12:9} = G_{12:12} + P_{12:12} G_{11:9}$$

$$G_{11:9} = G_{11:11} + P_{11:11} G_{10:9}$$

$$G_{10:9} = G_{10:10} + P_{10:10} G_{9:9}$$

(I)

$$G_{16:13} = G_{16:16} + P_{16:16} G_{15:13}$$


$$G_{15:13} = G_{15:15} + P_{15:15} G_{14:13}$$

$$G_{14:13} = G_{14:14} + P_{14:14} G_{13:13}$$


$$G_{4:1} = G_{4:4} + P_{4:4} G_{3:1}$$

$$G_{3:1} = G_{3:3} + P_{3:3} G_{2:1}$$

$$G_{2:1} = G_{2:2} + P_{2:2} G_{1:1}$$




NPTEL


If $G_{4:1} = 1$, implies either $G_{4:4}$ or $G_{3:3}$ or $G_{2:2}$ or $G_{1:1}$
has to be 1
thereby $P_{4:1} = 0$


$$G_{4:0} = G_{4:1} + P_{4:1} G_{0:0}$$


$$G_{4:0} = \overline{P_{4:1}} G_{4:1} + P_{4:1} G_{0:0}$$

IF $G_{4:1} = 0$, $P_{4:1} = 1$ or 0
IF $G_{4:1} = 1$, $P_{4:1} = 0$










$t_{Cin \rightarrow S_{16}}$
 $= 3\square + 3$
 $+ 3\square$
 $+ t_{pg}$
 $+ t_{xor}$



$$t_{\text{delay}} \underset{C_{in} \rightarrow S_{16}}{=} t_{\text{pg}} \underset{\text{bitwise}}{=} + 3t_{AO} + 3t_{\text{mux}} + 3t_{AO} + t_{XOR}$$

1st group


last group

$$t_{\text{delay}} = t_{\text{pg}} \underset{\text{bitwise}}{=} + t_{XOR} + (K-1)t_{\text{mux}} + 2(N-1)t_{AO}$$

K groups \wedge N bits in a group

NPTEL

Mux is slower than And-OR gate



Datapath subsystems – Carry Look ahead Adder

Instructor – Dr. Madhav Rao

Carry Look ahead Adder (CLA) – Shortens the critical path by computing Group propagating signals

carry - Ripple - Adder

$$G_{1:0} = G_{1:1} + P_{1:1} G_{0:0}$$

$$G_{2:0} = G_{2:2} + P_{2:2} G_{1:0}$$

carry - skip - Adder

$$G_{4:1} = G_{4:4} + P_{4:4} G_{3:1}$$


carry - Look - ahead - Adder


$$G_{3:1} = G_{3:3} + P_{3:3} G_{2:1}$$

CLA : Same expression as CSA !!

$$G_{2:1} = G_{2:2} + P_{2:2} G_{1:1}$$

$$G_{4:0} = G_{4:1} + P_{4:1} G_{0:0}$$





$$t_{Cin \rightarrow S16}$$

$$= 3 \square +$$

$$3 \square +$$

$$3 \square + t_{XOR} + t_{PG}$$

$$t_{Cin \rightarrow S16}$$

$$= 3 t_{PG(n)} +$$

$$3 t_{AO} + 3 t_{AO}$$

16 15 14 13

12 11 10 9

8 7 6 5

4 3 2 1

0 $\frac{1}{2}$

$G_{16:13}$

$G_{12:9}$

$G_{8:5}$

$G_{4:1}$

16:0 15:0 14:0 13:0

12:0 11:0 10:0 9:0

8:0 7:0 6:0 5:0

4:0 3:0 2:0 1:0

0:0

S_{16}

S_1

$$t_{Cin \rightarrow S_{16}}$$

$$= 3 \square +$$

$$3 \square +$$

$$3 \square + t_{XOR} + t_{PG}$$

$$t_{Cin \rightarrow S_{16}}$$

$$= 3 t_{PG(n)} +$$

$$3 t_{AO} + 3 t_{AO}$$

$$+ t_{XOR} + t_{PG}$$

critical path

S_{16}

16 15 14 13

12 11 10 9

8 7 6 5

4 3 2 1

0 $\frac{1}{2}$

16:0

15:0

14:0 13:0

12:0

11:0

10:0 9:0

8:0

7:0

6:0

5:0

4:0

3:0

2:0

1:0

0:0

S_1

$G_{16:13}$

$G_{12:9}$

$G_{8:5}$

$G_{4:1}$

$\frac{1}{2}$

$$t_{\text{in} \rightarrow s_{16}} = t_{\text{pg}} + t_{\text{pg}(n-1)} + (n-1+k-1)t_{A_0} + t_{\text{xor}}$$

$(n-1)t_{A_0}$

k-group of n-bits

NPTEL

Carry Increment Adder

$$G_{8:0} = G_{8:5} + P_{8:5} G_{4:0}$$

$$G_{7:0} = G_{7:5} + P_{7:5} G_{4:0}$$

$$G_{6:0} = G_{6:5} + P_{6:5} G_{4:0}$$

$$G_{5:0} = G_{5:5} + P_{5:5} G_{4:0}$$

CLA or CSA


$$G_{8:0} = G_{8:5} + P_{8:5} G_{4:0}$$


$$G_{7:0} = G_{7:7} + P_{7:7} G_{6:0}$$

$$G_{6:0} = G_{6:6} + P_{6:6} G_{5:0}$$

$$G_{5:0} = G_{5:5} + P_{5:5} G_{4:0}$$

NPTEL







Datapath subsystems – Other Adders

Instructor – Dr. Madhav Rao

Carry Increment Adder

$$G_{8:0} = G_{8:5} + P_{8:5} G_{4:0}$$

$$G_{7:0} = G_{7:5} + P_{7:5} G_{4:0}$$

$$G_{6:0} = G_{6:5} + P_{6:5} G_{4:0}$$

$$G_{5:0} = G_{5:5} + P_{5:5} G_{4:0}$$

CLA or CSA


$$G_{8:0} = G_{8:5} + P_{8:5} G_{4:0}$$

$$G_{7:0} = G_{7:7} + P_{7:7} G_{6:0}$$

$$G_{6:0} = G_{6:6} + P_{6:6} G_{5:0}$$

$$G_{5:0} = G_{5:5} + P_{5:5} G_{4:0}$$

NPTEL



16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

$t_{cin \rightarrow s_{16}}$:

$t_{pg} + n$

$+ (k-1)$

$+ t_{xor}$ $G_{16:13}$

K group of
n-bits

$G_{16:0}$

16:0

15:0

14:0

13:0

12:0

11:0

10:0

9:0

8:0

7:0

6:0

5:0

4:0

3:0

2:0

1:0

0:0

s_{16}

s_{13}

s_9

s_6

s_5

s_1

F

$G_{12:9}$

$G_{8:5}$

$G_{4:0}$

$G_{12:0}$

$G_{8:0}$

$G_{10:0}$

$G_{11:0}$

$G_{12:0}$

$G_{13:0}$

$G_{14:0}$

$G_{15:0}$

$G_{16:0}$

$G_{17:0}$

$G_{18:0}$

$G_{19:0}$

$G_{20:0}$

$G_{21:0}$

$G_{22:0}$

$G_{23:0}$

$G_{24:0}$

$G_{25:0}$

$G_{26:0}$

$G_{27:0}$

$G_{28:0}$

$G_{29:0}$

$G_{30:0}$

$G_{31:0}$

$G_{32:0}$

$G_{33:0}$

$G_{34:0}$

$G_{35:0}$

$G_{36:0}$

$G_{37:0}$

$G_{38:0}$

$G_{39:0}$

$G_{40:0}$

$G_{41:0}$

$G_{42:0}$

$G_{43:0}$

$G_{44:0}$

$G_{45:0}$

$G_{46:0}$

$G_{47:0}$

$G_{48:0}$

$G_{49:0}$

$G_{50:0}$

$G_{51:0}$

$G_{52:0}$

$G_{53:0}$

$G_{54:0}$

$G_{55:0}$

$G_{56:0}$

$G_{57:0}$

$G_{58:0}$

$G_{59:0}$

$G_{60:0}$

$G_{61:0}$

$G_{62:0}$

$G_{63:0}$

$G_{64:0}$

$G_{65:0}$

$G_{66:0}$

$G_{67:0}$

$G_{68:0}$

$G_{69:0}$

$G_{70:0}$

$G_{71:0}$

$G_{72:0}$

$G_{73:0}$

$G_{74:0}$

$G_{75:0}$

$G_{76:0}$

$G_{77:0}$

$G_{78:0}$

$G_{79:0}$

$G_{80:0}$

$G_{81:0}$

$G_{82:0}$

$G_{83:0}$

$G_{84:0}$

$G_{85:0}$

$G_{86:0}$

$G_{87:0}$

$G_{88:0}$

$G_{89:0}$

$G_{90:0}$

$G_{91:0}$

$G_{92:0}$

$G_{93:0}$

$G_{94:0}$

$G_{95:0}$

$G_{96:0}$

$G_{97:0}$

$G_{98:0}$

$G_{99:0}$

$G_{100:0}$

$G_{101:0}$

$G_{102:0}$

$G_{103:0}$

$G_{104:0}$

$G_{105:0}$

$G_{106:0}$

$G_{107:0}$

$G_{108:0}$

$G_{109:0}$

$G_{110:0}$

$G_{111:0}$

$G_{112:0}$

$G_{113:0}$

$G_{114:0}$

$G_{115:0}$

$G_{116:0}$

$G_{117:0}$

$G_{118:0}$

$G_{119:0}$

$G_{120:0}$

$G_{121:0}$

$G_{122:0}$

$G_{123:0}$

$G_{124:0}$

$G_{125:0}$

$G_{126:0}$

$G_{127:0}$

$G_{128:0}$

$G_{129:0}$

$G_{130:0}$

$G_{131:0}$

$G_{132:0}$

$G_{133:0}$

$G_{134:0}$

$G_{135:0}$

$G_{136:0}$

$G_{137:0}$

$G_{138:0}$

$G_{139:0}$

$G_{140:0}$

$G_{141:0}$

$G_{142:0}$

$G_{143:0}$

$G_{144:0}$

$G_{145:0}$

$G_{146:0}$

$G_{147:0}$

$G_{148:0}$

$G_{149:0}$

$G_{150:0}$

$G_{151:0}$

$G_{152:0}$

$G_{153:0}$

$G_{154:0}$

$G_{155:0}$

$G_{156:0}$

$G_{157:0}$

$G_{158:0}$

$G_{159:0}$

$G_{160:0}$

$G_{161:0}$

$G_{162:0}$

$G_{163:0}$

$G_{164:0}$

$G_{165:0}$

$G_{166:0}$

$G_{167:0}$

$G_{168:0}$

$G_{169:0}$

$G_{170:0}$

$G_{171:0}$

$G_{172:0}$

$G_{173:0}$

$G_{174:0}$

$G_{175:0}$

$G_{176:0}$

$G_{177:0}$

$G_{178:0}$

$G_{179:0}$

$G_{180:0}$

$G_{181:0}$

$G_{182:0}$

$G_{183:0}$

$G_{184:0}$

$G_{185:0}$

$G_{186:0}$

$G_{187:0}$

$G_{188:0}$

$G_{189:0}$

$G_{190:0}$

$G_{191:0}$

$G_{192:0}$

$G_{193:0}$

$G_{194:0}$

$G_{195:0}$

$G_{196:0}$

$G_{197:0}$

$G_{198:0}$

$G_{199:0}$

$G_{200:0}$

$G_{201:0}$

$G_{202:0}$

$G_{203:0}$

$G_{204:0}$

$G_{205:0}$

$G_{206:0}$

$G_{207:0}$

$G_{208:0}$

$G_{209:0}$

$G_{210:0}$

$G_{211:0}$

$G_{212:0}$

$G_{213:0}$

$G_{214:0}$

$G_{215:0}$

$G_{216:0}$

$G_{217:0}$

$G_{218:0}$

$G_{219:0}$

$G_{220:0}$

$G_{221:0}$

$G_{222:0}$

$G_{223:0}$

$G_{224:0}$

$G_{225:0}$


$G_{226:0}$

$G_{227:0}$


$G_{228:0}$

$G_{229:0}$

$G_{230:0}$



Carry Select Adder



$$G_{i:j} = G_{i:k} + P_{i:k}$$


$G_{k-1:j}$

previously
generated
blocks




Generated by
block which
takes carry '0'

Generated by block
which takes carry '1'

NPTEL



NPTEL



NPTEL

t
 $C_{in} \rightarrow S_{16}$

$= t_{pg} + n$

$+ (k-2)$




$+ t_{mux}$

k group of n -bits

t
 $C_{in} \rightarrow S_{16}$
 $= t_{pg} + n t_{AO}$


$+ (k-2) t_{AO}$

$+ t_{mux}$



NPTEL

t_{XOR} is included
in $(k-2) t_{AO}$



$$t_{in \rightarrow S_{16}} = t_{pg} + n t_{AO} + (k-2) t_{AO} + t_{mux}$$

