










DTL Logic family






A	B	Y
0	0	5V
0	5	5V
5	0	5V
5	5	0

\approx NAND gate ✓



D_1 & D_2 diodes
improves noise margin

charges
provides path for
discharge capacitor



7.4.3 Specifications

Table 7.4 gives the specifications for DTL gate

Parameter	Value
Power dissipation	60 mW
Propagation Delay	30 nsec .
Noise Margin	0.7 volts ✓
Fan out	8

Table 7.4 Specification for DTL gate

From the above specifications

7.4.4 Wire-AND connection




Fig. 7.8 Wired AND DTL NAND gates