0

. The ALU size of 8086 is :-

20-bit

3. MOV AX, 1234H XCHG 1234, AX

ARTHURSA XCHG 12344, Ax is a Povalid Instruction

What is a trap flag!

Trap flag is used for on-chip debugging when T=1, ?t will work on a single step mode. After each instruction, one internal interrupt is generated at helps to execute some program instruction by instruction.

what is a directional flag?

used to access the strings or arrays either in lower address to
higher, higher address is auto-intrement mode, from higher offset to
tower offset is auto-decrement

D = 0 - auto increment mode

D=1 - auto increment mode.

what is Auxiliary carry flag?

The carry generated at nibble is an auxiliary flag

NA - non-auxiliary carry

Ac - auxiliary carry

used by socal bus masters to force the processor to release the local bus at the end of the present processing cycle.

PINVALIT

8.

Write a short note on so, s,, s, ?

These are said to be status signals description

52	3,	Š.	indication	Timing
0	0	0	interrupt acknowledge	Active during
0	0	1	Read To part	th of the
0	4	0	worke Ilo port	and siemain
0	1	1	Halt	active during
1	0	0	epde metest	Ti and Ty of
	0	11,	Read memory	the cycle
1	1	0	write memory	the egels
1	1	1	Passive	Tà

write a short note on aso, asi?

These indicates queue status of the instruction pre-fetch queue.

ı	Q.S ₁	O.50	indication
	0	0	No Operation
ſ	0	Sture	first byte of opcode from the
I		0	Empty queue
1	1	1	subsequent byte from the queue

10. What is a TEST signal ?

TEST: 23-pin examined by a wart instruction.

- of an execution will continue relse, the processor will remain in idle state.
- · synchronised internally during each clock on leading edge of the
- 11. Write a short note on READY ?
 - · READY : 32: It is an acknowledgement from slower devices & memory.
 - " synchronized by the 8284A clock generator

write a short note on Milo?

·M/1/0:28, 1: memory operation and osalo operation

· Gets activated during previous ty and remains active until current ty

· tristated during Local bus HEDA

13. What is LOCK signal ?

· Lock : 29 : Indicates the other system bus masters will be prevented from gaining the system bus-

. Activated by kock instruction prefix and remains active until the completion of next Instruction.

* Mistated during total bus Hibn.

14. What is BHE signal ?

·BHE is active 10w(0) during To for read, write and interrupt acknowle - ager cycles.

· status information is available during Taitaitu.

· Becomes tristated during 'hold'.

is what is DEN signal ?

. DEN: 26: indicates the availability of the valid address on the

. Active from middle of Tit until the middle of To

· Tristated during Local bus 'HLDO'

16. What is INTA signal?

· INTA : 24: used as a read strobe for interrupt acknowledgement

· Goes tow when the interrupt accepted by the processor


. Remarn 10W during T2 , T3 L T4.

the format of register-register instruction.

. It is 2 bytes long,

·first byte specifies the opcode and length of the operation is specified by W-bit-

* second byte has register operands and RIM field.



24. write an short note on 2006 neglister addressing mode with an example. *If the plata is a part of any negister/content of any negister it is said to be negister addressing mode:

Eg: MON DILAK MUL

as. write a Short note an rost register indirect addressing mode with

the offset address is a part of negister or any of the GIP's

Eg: MOV AX, [BX] ADD [SI] ([X]

26. Write a short note on 2026 indexed addressing mode with an example

* offset of the operand stored in any of the indexed negisters.

* os is the default segment negister for si and or

. In string instructions of and es are default segment negisters for si and DI, nespectively.

Eg: MOV AX, CSI] MOV DL, [DJ]

27- write a short note on 80% register relative addressing mode with an example.

· effective address is formed by adding an e-bit lib-bit with the displacement with contents of any of registers BriBP, si and pr

Eg: MOV AY, 50H[8x] MOV IOH [ST], BL

a. write a short note on took based indexed addressing mode with

· effective address is formed by adding content of a base megister to the content of index slegister

· DS ts the default segment megister for sI and DI

*9: MOV AX, CBX [SS]

MOV [BALDT], DX

write a short note on some relative based indexed addressing moder with an example?

• Effective address is formed by adding an 8-bit 16bit displacement with the sum contents of any of the neglisters Bx/BP and any of the Index neglisters SI/DI

(9: MOV AX, 50H(BX)(SI)

ADD 50H(BX)(SI), 8P

30. Write a short note on 8086 introsegment addressing mode with an example.

• Intrasegment Rirect: - Address sees in the Same segment and appears directly in intruction as an immediate displacement Value

Eg: JMP Short Label.

•Intrasegment indirect: - Address lies in the same segment and passed to instruction indirectly.

JMP [BX +5000H]

an example.

*Intersegment direct :- Address to which the control is to be transferred in a different segment

E.g.: JMP 5000H: 2000H

• Intersegment indirect: - Address lies in the different segment and is passed to the instruction indirectly.

Eg: JMP [2000H]

82. Write a short note on PUSH and Pop Instructions.


- · PUSH :- push on to the Stack
- * Stack pointer is decremented by 2, no flags get affected
- · Higher byte is pushed first and then the lower byte
- · ssisp points to top of the stack

Fg: PUSH AX



- · POP :- Pop from the Stack
- · kower byte is popped first and then higher byte
- esp is incremented by 2, no flags get affected.

FOP DS



33. Write a note on IN and OUT instructions.

· IN :- input of the port

(N AL, 03H

- · OUT :- output of the post
- · port address may be direct | specified in Dx
- only content of Allax can be written on output port.

Eg: OUT DX AX

34. write a note on XLAT instructions.

- · YLAT : Translate
- · finds the codes using toop-up table in case of code conversion problems
 Eg: Mov Ax, Sea table

MOV ASIAX

MOV AL, tode

MOV BY, Offset table

KLAT

Write a note on LEA and Los Les instructions.

· LEA :- Load effective Address

SE LEA BY, ADR

LEA ST. ADR [84]

- · LDS LES :- Xoad pointer to tries.
- . Loads the osles megisters and the specified destination megister in the instruction with content of memory totation specified as source in the instruction.

Eg: LDS BX, 5000H LES BY, 5000H

31. Write a note on last and SAHF instructions:

- . LAHF :- LOad AH from Lower byte of Flag
- · used to observe the status of all conditional code flags (Except of)
- · SAHF : Store AH from Lower byte of flag.
- · used to sets resets all the conditional code flage (except of) depending on the corresponding bit value in AH register.
- a note on pushe and pope instructions.
 - · PUSHF :- push flags to Stack (16-6/t)
 - · POPF :- pop stack-content to flags (16- bit).
- 38. Write a note on IMUL and IDW Instructions,
 - · IMUL : signed byte or word multiplication ...
 - · multiplees an signed byte | word by signed byte in Ac or signed word in Ax xegister in espectively .
 - * upper byte of 8-bit is stored in AH, & lower byte is stored in AL
 - . Upper byte of 16-bit is stored in ox slower byte is stored in ax
 - . The unsigned higher bits of the Assult are filled with sign bit and criff are cleared.

Eq: IMUL BL IMUL CX

- * IDIV :- Signed division · divides an unsigned word or double word by p-bit/16-bit operand. * dividend must be in ax for 16-bit in (bx)(ax) for 31-bit -* 16-bit division mesult : quotient stored in Au, memainder in AH * 32-bit division nesult : Quotient stored in Ar, remainder in Dr 89. write a note on CBW and CWD instructions. brow of type bangle travnor -: (48). * converts a signed byte in at negister into a signed word " Mesurt stored in Ax Register. · upper byte or filled with sign bit * CWD :- convert algred word to double word .. * copies the sign bit of ax and fill Dx Megister with it · doesn't affect any flags. 40. Write a note on REP instruction. · REP :- Repeat Instruction prefix
- - · used as a prefix to other string, manipulation instruction.
 - · Instruction prefixed by REP executed until Cx becomes ZERO
 - not on CALL instruction.
 - · CALL :- unconditional call
 - calls a submoutine from the main program.

NEAR CALL :- The submoutine present in the same segment within the displacement of ±32KB, addressing mode is intrasegment. FAR CALL :- the substoutine present in any other segment than the current then addressing mode is intersegment.

- 12. Write a note on RET Instruction.
 - · RET :- Return from the procedure.
 - · must be executed at the end of the procedure.
 - * Store values of cf. ip and flags in the stack are retrieved into the corresponding Registers and the execution of the main program continues.

W. write a note on INTN Instruction. * INTN :- Interrupt Type N "N' points to one of the 256 interrupts defined in 1016 (00H-FFH) e'n' is multiplied by 4 and this is taken as offset address into · segment address will be sooon stored in es. " If must be set to execute the instruction. Eg: INT SON A STREET OF STREET ST offset = 2044 4= 804 44. write a note on INTO Instruction. ·INTO : Interrupt on overflow executed when of the set. · cs and IP are taken from address 6000H: 6010H · similar to type winterrupt. Eg: INT OUH offset= OUR N 4 = 10H 45. How does 8084 differentiate an 8-bit and a 16-bit Operation! · Ax is an 16-bit general purpose segister which can be used as 2, 8-bit general purpose registers. In an east instructions both the operands can be memory offerations TF: Folse In an 8086 instruction, both the operands cannot be memory operands TF: Frue We can use segment registers as operands for arithmetic and logic operations : TF False

40. Internal RAM size of an 2051 microcontroller is ? 128 bytes

50 Internal Rom Size of an 8051 micro controller is? YKbyks.

write PSW of 8051.

CY AC FLO RS1 RS6 OV - P

HOW many register banks are avoitable in 8051 RAM! 4 Register banks

short note on 37 & THE instructions .

. It :- Execution sumps to tabel specified in instruction only certain condition is true

JT : Transfers execution to label, if we = 1

· In z :- Execution jumps to label Specified in instruction only certain condition is true.

Jn : Transfers execution to label, if == 0

What is the difference between long, short and Absolute calls?

- · Absolute call :- The Acall instruction calls a subroutine located at the specific address the Pc incremented twice to obtained the address and is stored on the stack which is incremented twice.
- · Long call :- LACALL is a 3-byte instruction where the first byte represents the opeode and second and thired bytes are used to provide the address of target subroutine, available in 64 kB. 184642 ROPE C

54.

12 oscillator periods.

56. write an example of nested looping in tost?

Repeating a sequence of instructions accretain number of times is eatled a loop. An instruction binz steg, label is used to perform a toop operation, an this instruction, both the segisters decrement and decision to jump are combined into a single instruction segisters can be any of B-RT.

minimum machine cycles needed to execute an 8051 instruction.

* this = 5/1/1/4

· minimum 12 machine cycles needed to execute Post instruction of Post has 1,2,4 machine cycles to execute an instruction.

THE WAR, HABIN HAKET & NIZSUA

58. Find the machine cycle for a crystal frequency of 11.059MHZ.

fxTAL = 11.0592 MH2

fmc = frtec 12 = 11.0592

9. 8051 ports are bit addressable (TF):

True True

so write a note on 8051 immediate addressing mode with an example.

- . Rato is a part of instruction itself
- . When an immediate data move is executed, the pe is automatically incremented to point to the byte following the opende byte in the program memory.
- · Bata found at that obcation is copied into destination address.

2

۱

V d

- 61. With a note on 8051 direct addressing mode with an example.
 - . All the bytes of Internal RAM can be addresses directly
 - * Internal RAM uses address from OOH- FFH Eg: Mov A. dptr
 - . The SER'S are existing from 80H to FFH MOV addr, DPH
- 62: write a note on east indirect addicating made with an example.
 - · uses a segister to hold the actual address that will finally be used in the data move.
 - . The stegister essets is not the address, but the stegister content.
 - · Indirect addressing for mov opcoder uses to or Ri, often called data pointers to hold the address of one of the data locations

eg: Mov @ Rp, # data

63. Write a note on 8051 negister indirect addressing mode with an example.

• In which the address specifics which memory word or register contains not the operand but the address of the operand.

Eg: Load R, , @ 100

- 64. write a note on 8051 negister addressing mode with an example.
 - · Registers are part of the MANUELLOW lopcode
 - "Registers A , DPTR, Ro-Ry may be part of the opcode mneumonic
 - other negisters may be addresses using direct addressing mode

MOV R5, DPH

3)

65 WITH a \$051 ADE INSTRUCTION . Intel 1051 don't have any In-built Apriyou have to interface it externally if required . It is an a-bit successive approximation aratog to digital converter-

66. write a note on 8051 SBB instruction

. IN 1051 SUBB Instruction Subtracts the specified byte Variable and the carry flag from the accumulator. It will sets the ct if a borrow is required for bit 7 for result. If no borrow then cr is eleated, but no sas instruction

note on 8051 MUL instruction

· The MUL instruction multiplies the unsigned 8-bit integer in the accumulator and the unsigned r-bit integer in the B-register producing a 16-bit product tower byte is returned in accumulator and higher byte is returned in a megister ...

write a note on CPL instruction.

· CPL Instruction togically complements the value of the specified destination operand and stores the result back in the destination operand. Bits previously contains 1' will be changed to "o" and bits previously contains '0' will be changed to ".

note on 8051 DIV instruction.

· DIV instruction divides the unsigned e-bit integer in the accumulator by the unsigned s-bit in register B. After the division, quotient is stored in accumulator and remainder is stored in 8 xegister

to write a note on 8051 MUL instruction.

· Muc Instruction multiplies unsigned 8-bit integer in accumulator and unsigned 8-bit integer in B-Hegister producing a 16-bit productcower byte of product is returned in accumulator, and higher returned in

71. write the value -128 in hexadecimal.

72. write the value of -34h in hexadetimal.

*3. Write a note on 8051 setb instruction.

* The setb instruction sets the bit operand to value 1, This can operate on the carry flag or any other directly addressable bit. no flags get affected.

1NTO > Timer o > INTI > Timer I > TI/RI

45. What is RXD signal !

- · RYD is present in Port 3.
- · Port3.0 is RxD signal.
- . It is an serial data input (SBUF)

76. What is TXD signal?

- . Txp is present in port 3.
- · Pa · I is TXD signal
- · It is an serial data output (SBUF)

47. What is INTO/1 signal ?

- · INTO 4 :- It is P3.2 pin in port 3
- . It is an External interrupt o (Tron.1).

the What AS/ Ed/ signal! En : 1 14 /s an Enable tokerupt.

· cleared to 0 by program to atsable all interropts.

79. What is PEN signal?

- · PEN :- It istands for program store enable.
- · It is output active low-pm.
- . This is used to read external memory.
- . It is used to enable disable the external memory interfacing

80. Write a note on 8051 ORG directive.

. The origin (ora) directive is used to indicate the beginning of the addresses the number that comes after org can be either in hex or in decimal if the number is not followed by "H" then It is an accimal and the assembles will convert it into hex some assembler use "opa" instead of "ora" for origin directive.

-18. What is EA signal?

- · EA is pin no- 31, which is used to fetch the code bytes from an external memory.
- · program can be stored either completely in internal ROM, completely in external ROM, or combination of internal and external ROM