


Synchronous Counter

- ① Synchronous counter design is same for both +ve edge triggered and -ve edge triggered



- ② Same clock pulse for all flip flops
- ③ Synchronous counter can be realised using any type of flip flop
- ④ Order of flip flop arrangement is not important here, cause the excitation is independent for every flip flop
- ⑤ It is not necessary that all flip flops in a circuit has to be of the same type, can use any combination JK & D, JK & T, D & T, RS & T for realizing the circuit.

Design of synchronous counter

Step 1 No. of flip flops

Required no. of 'n' flip flops

The smallest value of 'n' such that no. of states $2^n \geq N$

Step 2 choice of flip flops and excitation table

select the type of flip flops to be used and write the excitation table.

An excitation table is the table that lists the present state (PS), the next state (NS) and required excitations.

Step 3 minimum expression for excitations

using k-map obtain expressions in terms of present states and inputs

Step 4 logic diagram

Draw logic diagram based on minimal expressions

① Design 3 bit synchronous counter (Mod 8) using JK flip flops.

Step 1 → No. of flip flops

3 bit synchronous means, 3 flip flops

$$n = 3$$

$$2^n \geq N \Rightarrow 2^3 \geq 8$$
$$2^3 = 8 \checkmark$$

3 bit syn
means
8 states

Step 2 choice of flip flop is JK,
need to excitation table for JK

Excitation table for 3bit synchronous counter

Diagram showing the excitation table for a 3-bit synchronous counter. The inputs are i/p (PS) and NS . The outputs are Q_A, Q_B, Q_C and their next states $Q_{A+1}, Q_{B+1}, Q_{C+1}$. The excitation variables are $J_A, K_A, J_B, K_B, J_C, K_C$.

Q_A	Q_B	Q_C	Q_{A+1}	Q_{B+1}	Q_{C+1}	J_A	K_A	J_B	K_B	J_C	K_C
0	0	0	0	0	1	0	X	0	X	1	X
0	0	1	1	1	0	0	X	1	X	X	1
0	1	0	0	1	1	0	X	X	0	1	X
0	1	1	1	0	0	1	X	X	1	X	1
1	0	0	1	0	1	X	0	0	X	1	X
1	0	1	1	1	0	X	0	1	X	X	1
1	1	0	1	1	1	X	0	X	0	1	X
1	1	1	0	0	0	X	1	X	1	X	1

Jk flip flop excitation

Q	$Q(t+1)$	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

Step 3 minimal expressions for excitation i/p

for J_A

$Q_B \backslash Q_C$	00	01	11	10
0	0	0	1	0
1	X	X	X	X

$J_A = Q_B Q_C$

for K_A

Q_B	Q_C	00	01	11	10
0	0	X	X	X	X
1	4	0	5	1	6

$K_A = Q_B Q_C$

for J_B

Q_A	$Q_B Q_C$			
	00	01	11	10
0	0	1	3	2
1	4	5	7	6

$J_B = Q_C$

for K_B

Q_A	$Q_B Q_C$			
	00	01	11	10
0	X	1	3	2
1	4	5	7	6

$K_B = Q_C$

for J_C

Q_A	$Q_B Q_C$			
	00	01	11	10
0	1	X	X	3
1	4	5	7	6

$J_C = 1$

Q_A	$Q_B Q_C$			
	00	01	11	10
0	X	1	3	2
1	4	5	7	6

$K_C = 1$

Step 4 logic diagram

$$J_A = K_A = Q_B Q_C ; J_B = K_B = Q_C ; J_C = K_C = 1$$




Fig: 3 bit synchronous binary counter