
logic family_basics



- · Early families (DTL, RTL)
- . TTL
- . Evolution of TTL family
- . ECL
- · CMOS family and its evolution

Integration Levels

• Gate/transistor ratio is roughly 1/10

− SSI < 12 gates/chip


− MSĮ < 100 gates/chip

- LSI, ...1K gates/chip

- VLSI ...10K gates/chip

- ULSI ...100K gates/chip

- GSI ...1Meg gates/chip



3


Logic families: V levels

 $V_{QH}(min)$ – The minimum voltage level at an output in the logical "1" state under defined load conditions

 $V_{OL}(max)$ – The maximum voltage level at an output in the logical "0" state under defined load conditions

 $V_{\text{IH}}(\text{min})$ – The minimum voltage required at an input to be recognized as "1" logical state

 $V_{IL}(max)$ – The maximum voltage required at an input that still will be recognized as "0" logical state




Logic families: I requirements

 $I_{\rm OH}\!-\!Current$ flowing into an output in the logical "1" state under specified load conditions

 $I_{\rm OL}-$ Current flowing into an output in the logical "0" state under specified load conditions

 $I_{\rm IH}$ – Current flowing into an input when a specified HI level is applied to that input

 $I_{\rm IL}$ – Current flowing into an input when a specified LO level is applied to that input




Logic families: I requirements

I_{OH} – Current flowing into an output in the logical "1" state under specified load conditions


 $I_{\rm OL}$ – Current flowing into an output in the logical "0" state under specified load conditions

 $I_{\rm IH}$ – Current flowing into an input when a specified HI level is applied to that input

 $I_{\rm IL}$ – Current flowing into an input when a specified LO level is applied to that input




Logic families: propagation delay



 $T_{PD,HL}$ – input-to-output propagation delay from HI to LO output $T_{PD,LH}$ – input-to-output propagation delay from LO to HI output

Speed-power product: $\Gamma_{PD} \times P_{avg}$

Logic families: noise margin



HI state noise margin:

$$V_{NH} = V_{OH}(min) - V_{IH}(min)$$

LO state noise margin:


$$V_{NL} = V_{IL}(max) - V_{OL}(max)$$

$$V_{N} = \min(V_{NH}, V_{NL})$$

Noise margin: $V_{\text{OH}} > V_{\text{TH}}$ $V_{\text{N}} = \min(V_{\text{NH}}, V_{\text{NL}})$ $V_{\text{TL}} > V_{\text{OL}}$

11

Digital Logic Gate Noise Immunity





Speed Power Product (Figure of Merit) Ingeneral, for any digital IC, it is desirable to have shorter propagation delays (higher lnger lower values of power dissipation. There is usually a trade-off between speed and power dissipation in the design of a law. speed and power dissipation in the design of a logic circuit i.e. speed is gained witching speed and power dissipation. Therefore the expense of increased power dissipation. Therefore, a common means for measuring at the earling the overall performance of an IC family is the speed-power product (SPP). It is also called Figure of Merit.


Actually, the speed-power product is computed as the product of propagation delay and average power dissipation, so the smaller the product, the better the overall performance. Notice that the product of propagation delay in seconds and power dissipation in watts (joules per second) has the units of energy - i.e. joules (J).


: Speed-power product (J) = Propagation delay (Seconds) × Power dissipation (Ioules/seconds)

RTL logic family













_		
A	В	Y
0	0 .	1
0	1	0
1	0	0
1	1	0


Parameter	Value
Propagative Delay	12 nsec
Power Dissipation	30-100 mW
Noise Margin	0.2 volts
* Fan-out	4
















Parameter	Value	
Power dissip atio n	60 mW	
Propagation Delay	30 nsec	
Noise Margin	0.7 volts	
Fan out	8	



















logic family_basic

Logic families Logic family explains, how to implement a logic device usomog active device -> Logic famolies classification by based on the active device -> propagation delay is delated to internel capacitance - 93 go 2m mosfet, internal capacitance is on the ronge of * In BIT, internel capacitance is in the range of & As capacitance is increased, charging and dischargings some increases and homee propagation delay is more in FET -> BJT logic fernaly having less propagation delays with more power consumption compared to uniplan (FET) logic family Consumption & I higher on BIT Bipolar Logic family Non Saturated logic family saturated logic family BOT operating blue BJT operation of blue cutoff 4 atoff & active legion