Mon Apr 01 15:30:15 2019

```
1
 2
     ----Contol Logic (Determines the final Sign of output and Add-subtract operation that need to be done)----
 3
 4
     library IEEE;
 5
     use IEEE.STD LOGIC 1164.ALL;
 6
 7
     entity ControlLogic is
 8
         Port (Sa: in STD LOGIC; -- Sign of FP no. a
 9
                Sb : in STD LOGIC; -- Sign of FP no. b
10
                AS : in STD LOGIC; -- The Operation Desired by the user
                S4 : in STD LOGIC; --Sign of the mantissa difference
11
                S3 : in STD LOGIC; -- Sign of Exponent Difference
12
13
                Sr : out STD LOGIC; --Sign of Final Result
14
                AddSub : out STD LOGIC); --Operation signal to the mantissa adder or subtractor
15
     end ControlLogic;
16
17
     architecture Behavioral of ControlLogic is
18
19
     begin
20
21
        AddSub <= Sa xor Sb xor AS;
22
        Sr <= (S4 and (not Sa)) or (Sa and (not S4) and (not S3)) or (AS and (not Sb) and S4) or (Sb and (not AS) and S3);
23
24
     end Behavioral;
25
26
```