VHDL

Assignment 1

Name: Ambarish Prashant Chandurkar

Roll No. : **BT17ECE021**

```
1
 2
     -- Company:
    -- Engineer:
 3
 4
    -- Create Date: 14:32:25 02/09/2019
 5
    -- Design Name:
 7
    -- Module Name: EightTo1_MUX_usingCase - Behavioral
 8
 9
    library IEEE;
    use IEEE.STD_LOGIC_1164.ALL;
10
11
12
    entity EightTo1_MUX_usingCase is
13     Port ( a : in STD_LOGIC;
               b : in STD_LOGIC;
14
                c : in STD_LOGIC; -- Signal 'a' to 'h' are 8 Active High Data inputs
15
               d : in STD_LOGIC;
16
17
               e : in STD LOGIC;
               f : in STD_LOGIC;
18
19
               g : in STD_LOGIC;
20
               h : in STD LOGIC;
               s1 : in STD_LOGIC; -- Signals s1, s2, s3 are Active High Select Inputs
21
                s2 : in STD_LOGIC;
22
23
                s3 : in STD_LOGIC;
                En : in STD_LOGIC; -- En is Active High Enable
24
25
                Y : out STD_LOGIC); -- Y is Active High Output
    end EightTo1 MUX usingCase;
26
2.7
28
    architecture Behavioral of EightTo1_MUX_usingCase is
29
30
   begin
31
      process (a,b,c,d,e,f,g,h,s1,s2,s3,En)
       variable s : STD_LOGIC_VECTOR (2 downto 0); -- A Temporary Signal Vector is
     created for Select input
33
       begin
                                                   -- Since only one identifier is
     allowed in Case statement
34
         s(0) := s1;
35
          s(1) := s2;
36
          s(2) := s3;
          if En = '1' then
37
38
             case s is
39
                when "000" => Y <= a; -- Different Selections for Different Select Inputs
40
                when "001" \Rightarrow Y \iff b;
41
                when "010" => Y <= c;
                when "011" \Rightarrow Y \iff d;
42
43
                when "100" => Y <= e;
                when "101" => Y <= f;
44
                when "110" => Y <= g;
45
46
                when others => Y <= h;
47
             end case;
48
         else
              Y <= '0';
49
          end if;
50
51
      end process;
52 end Behavioral;
```

```
1
 2
     -- Company:
 3
    -- Engineer:
 4
    -- Create Date: 15:42:14 02/09/2019
 5
    -- Design Name:
7
    -- Module Name: EightTo1_MUX_usingIfElse - Behavioral
8
9
    library IEEE;
    use IEEE.STD_LOGIC_1164.ALL;
10
11
12
    entity EightTo1_MUX_usingIfElse is
13
    Port ( a : in STD_LOGIC;
               b : in STD_LOGIC;
14
                c : in STD_LOGIC;
15
16
               d : in STD_LOGIC;
17
               e : in STD LOGIC;
               f : in STD_LOGIC; -- Signal 'a' to 'h' are 8 Active High Data inputs
18
19
               g : in STD_LOGIC;
20
               h : in STD LOGIC;
21
               s1: in STD_LOGIC; -- Signals s1, s2, s3 are Active High Select Inputs
                s2 : in STD_LOGIC;
22
23
                s3 : in STD_LOGIC;
24
                En : in STD_LOGIC; -- En is Active High Enable
25
                Y : out STD_LOGIC); -- Y is Active High Output
26
     end EightTo1 MUX usingIfElse;
27
28
    architecture Behavioral of EightTo1_MUX_usingIfElse is
29
30
   begin
31 process (a, b, c, d, e, f, g, h, En, s1, s2, s3)
32
       begin
33
              if En = '1' then
34
                 if (s3 = '0') and s2 = '0' and s1 = '0') then
35
                   y <= a;
36
                 elsif (s3 = '0' and s2 = '0' and s1 = '1') then
37
                    y \ll b;
38
                 elsif (s3 = '0' and s2 = '1' and s1 = '0') then
39
                 elsif (s3 = '0' and s2 = '1' and s1 = '1') then
40
41
                    y \ll d;
42
                 elsif (s3 = '1' and s2 = '0' and s1 = '0') then
43
                   y <= e;
44
                 elsif (s3 = '1' and s2 = '0' and s1 = '1') then
45
                    y <= f;
                 elsif (s3 = '1' and s2 = '1' and s1 = '0') then
46
47
                   y \ll g;
48
49
                   y \ll h;
50
                 end if;
51
             else
                y <= '0';
52
53
              end if;
54
     end process;
55 end Behavioral;
```

```
1
 2
                      16:54:42 02/09/2019
    -- Create Date:
 3
   -- Design Name:
                    EightTo3 ENCODER usingCase - Behavioral
 4
    -- Module Name:
    ______
 5
 6
    library IEEE;
7
    use IEEE.STD_LOGIC_1164.ALL;
8
9
   entity EightTo3 ENCODER usingCase is
      Port ( D0 : in STD LOGIC;
10
               D1 : in STD_LOGIC; --D0 to D7 is DATA input
11
12
               D2 : in STD_LOGIC;
1.3
               D3 : in STD LOGIC;
               D4 : in STD_LOGIC;
14
15
               D5 : in STD LOGIC;
16
               D6 : in STD_LOGIC;
17
               D7 : in STD LOGIC;
               Y : out STD_LOGIC_VECTOR (2 downto 0); -- Y is output Vector, All are
18
    Active High
19
               En : in STD LOGIC); --En is Enable
    end EightTo3_ENCODER_usingCase;
20
21
22
    architecture Behavioral of EightTo3_ENCODER_usingCase is
23
24
    begin
25
    process (D0, D1, D2, D3, D4, D5, D6, D7, En)
      variable D : STD_LOGIC_VECTOR (7 downto 0); -- A Temporary Signal Vector is
2.6
    created for Data input
27
                                                 -- Since only one identifier is
      begin
    allowed in Case statement
28
         D(0) := D0;
         D(1) := D1;
29
30
         D(2) := D2;
31
         D(3) := D3;
32
         D(4) := D4;
33
         D(5) := D5;
34
          D(6) := D6;
35
         D(7) := D7;
36
         if En = '1' then
37
             case D is
38
               when "00000001" => Y <= "000";
               when "00000010" \Rightarrow Y \leq "001";
39
40
               when "00000100" => Y <= "010";
               when "00001000" => Y <= "011";
41
               when "00010000" => Y <= "100";
42
               when "00100000" => Y <= "101";
43
               when "01000000" => Y <= "110";
44
               when "10000000" => Y <= "111";
45
               when others => Y <= "000";
46
47
             end case;
48
          else
49
             Y <= "000"; -- Output when Enable is low
50
          end if;
51
      end process;
52
53
    end Behavioral;
54
```

```
-- Module Name:
                        EightTo3_ENCODER_usingIfElse - Behavioral
 1
 2
     library IEEE;
 3
     use IEEE.STD_LOGIC_1164.ALL;
 4
     entity EightTo3_ENCODER_usingIfElse is
 5
 6
         Port ( D0 : in STD LOGIC; --D0 to D7 is DATA input
 7
                D1 : in STD_LOGIC;
 8
                D2 : in STD_LOGIC;
9
                D3 : in STD_LOGIC;
                D4 : in STD_LOGIC;
10
                D5 : in STD_LOGIC;
11
12
                D6 : in STD_LOGIC;
13
                D7 : in STD LOGIC;
14
                Y : out STD_LOGIC_VECTOR (2 downto 0); -- Y is output Vector, All are
     Active High
                En : in STD_LOGIC); --En is Enable
15
     end EightTo3 ENCODER usingIfElse;
16
17
18
     architecture Behavioral of EightTo3_ENCODER_usingIfElse is
19
     process (D0,D1,D2,D3,D4,D5,D6,D7,En)
20
        variable D : STD_LOGIC_VECTOR (7 downto 0); -- A Temporary Signal Vector is
21
     created for Select input
                                                     -- This simplifies If - Else syntax
22
       begin
23
           D(0) := D0;
24
           D(1) := D1;
           D(2) := D2;
25
26
           D(3) := D3;
27
           D(4) := D4;
28
           D(5) := D5;
29
           D(6) := D6;
30
           D(7) := D7;
31
           if En = '1' then
32
              if (D = "00000001") then
33
                 Y <= "000";
              elsif (D = "00000010") then
34
                 Y <= "001";
35
36
              elsif (D = "00000100") then
                 Y <= "010";
37
              elsif (D = "00001000") then
38
39
                 Y <= "011";
40
              elsif (D = "00010000") then
                 Y <= "100";
41
              elsif (D = "00100000") then
42
43
                 Y \ll "101";
44
              elsif (D = "01000000") then
                 Y <= "110";
45
46
              elsif (D = "100000000") then
47
                 Y <= "111";
48
              else
                 Y <= "000";
49
50
              end if;
51
           else
              Y <= "000";
52
53
           end if;
54
        end process;
55
    end Behavioral;
```

```
1
 2
     -- Company:
    -- Engineer:
 3
 4
    -- Create Date: 15:59:28 02/09/2019
 5
    -- Design Name:
 7
    -- Module Name: OneTo8_DEMUX_usingCase - Behavioral
     _____
 8
9
    library IEEE;
    use IEEE.STD_LOGIC_1164.ALL;
10
11
12
    entity OneTo8_DEMUX_usingCase is
1.3
     Port (Inp : in STD_LOGIC; --'Inp' is DATA input
14
                s1 : in STD_LOGIC; -- s1,s2,s3 are Select Inputs
                s2 : in STD_LOGIC;
15
                s3 : in STD_LOGIC;
16
17
                En : in STD LOGIC; -- En is Enable
                Y : out STD_LOGIC_VECTOR (7 downto 0)); -- Y is output Vector, All are
18
     Active High
19
    end OneTo8_DEMUX_usingCase;
20
21
     architecture Behavioral of OneTo8_DEMUX_usingCase is
22
23
   begin
24
    process (Inp,s1,s2,s3,En)
     variable s : STD LOGIC VECTOR (2 downto 0); -- A Temporary Signal Vector is
25
     created for Select input
26
     begin
                                                    -- Since only one identifier is
     allowed in Case statement
27
         s(0) := s1;
28
         s(1) := s2;
29
          s(2) := s3;
          Y <= "00000000"; --Initialisation of Output
30
31
          if En = '1' then
32
             case s is
                when "000" => Y(0) <= Inp;
33
                 when "001" => Y(1) <= Inp;
34
3.5
                when "010" => Y(2) <= Inp; --Changing the required Bit Only
36
                when "011" \Rightarrow Y(3) \Leftarrow Inp;
                when "100" \Rightarrow Y(4) \Leftarrow Inp;
37
38
                when "101" \Rightarrow Y(5) \Leftarrow Inp;
39
                when "110" \Rightarrow Y(6) \Leftarrow Inp;
40
                when others \Rightarrow Y(7) \Leftarrow Inp;
41
             end case;
42
         else
             Y <= "0000000";
43
44
          end if;
45
       end process;
46
47
   end Behavioral;
48
49
```

```
1
 2
     -- Company:
    -- Engineer:
 3
 4
    -- Create Date: 16:14:30 02/09/2019
 5
    -- Design Name:
 7
    -- Module Name: OneTo8_DEMUX_usingIfElse - Behavioral
 8
9
    library IEEE;
    use IEEE.STD LOGIC 1164.ALL;
10
11
12
    entity OneTo8_DEMUX_usingIfElse is
     Port (Inp : in STD_LOGIC; --'Inp' is DATA input
13
                En : in STD_LOGIC; --En is Enable
14
                s1 : in STD LOGIC;
15
                s2 : in STD_LOGIC; -- s1, s2, s3 are Select Inputs
16
17
                s3 : in STD_LOGIC;
                Y : out STD_LOGIC_VECTOR (7 downto 0)); -- Y is output Vector, All are
18
     Active High
19
     end OneTo8 DEMUX usingIfElse;
20
21
     architecture Behavioral of OneTo8_DEMUX_usingIfElse is
22
23 begin
24
    process(Inp,En,s1,s2,s3)
25
          begin
           Y <= "00000000"; --Initialisation of Output
26
27
             if En = '1' then
28
                 if (s3 = '0') and s2 = '0' and s1 = '0') then
                    Y(0) \ll Inp;
29
                 elsif (s3 = '0' and s2 = '0' and s1 = '1') then
30
                   Y(1) \leq Inp;
31
32
                 elsif (s3 = '0' and s2 = '1' and s1 = '0') then
33
                    Y(2) \ll Inp;
34
                 elsif (s3 = '0' and s2 = '1' and s1 = '1') then
                   Y(3) \ll Inp;
35
                elsif (s3 = '1' and s2 = '0' and s1 = '0') then
36
                   Y(4) \ll Inp;
37
38
                 elsif (s3 = '1' and s2 = '0' and s1 = '1') then
39
                   Y(5) \ll Inp;
40
                 elsif (s3 = '1' and s2 = '1' and s1 = '0') then
41
                   Y(6) \leq Inp;
42
                 else
43
                   Y(7) \leq Inp;
44
                end if;
45
              else
                Y <= "0000000";
46
47
              end if;
48
       end process;
49
50
    end Behavioral;
51
52
```

```
1
 2
     -- Company:
    -- Engineer:
 3
 4
     -- Create Date: 16:28:34 02/09/2019
 5
     -- Design Name:
 7
    -- Module Name: Threeto8_DECODER_usingCase - Behavioral
 8
 9
    library IEEE;
    use IEEE.STD_LOGIC_1164.ALL;
10
11
12
    entity Threeto8_DECODER_usingCase is
     Port ( D0 : in STD_LOGIC; --D0,D1,D2 is DATA input
1.3
14
                D1 : in STD_LOGIC;
                D2 : in STD LOGIC;
15
                Y : out STD_LOGIC_VECTOR (7 downto 0); -- Y is output Vector, All are
16
     Active High
                En : in STD_LOGIC); --En is Enable
17
18
    end Threeto8_DECODER_usingCase;
19
    architecture Behavioral of Threeto8_DECODER_usingCase is
20
21
22
    begin
    process (D0,D1,D2,En)
23
24
     variable D : STD_LOGIC_VECTOR (2 downto 0); -- A Temporary Signal Vector is
     created for Data input
                                                    -- Since only one identifier is
25
     begin
    allowed in Case statement
26
          D(0) := D0;
27
          D(1) := D1;
          D(2) := D2;
28
          if En = '1' then
29
30
              case D is
31
                when "000" \Rightarrow Y \Leftarrow "0000001";
                when "001" => Y <= "00000010";
32
                when "010" \Rightarrow Y \Leftarrow "00000100";
33
                when "011" => Y <= "00001000";
34
                when "100" => Y <= "00010000";
35
                when "101" => Y <= "00100000";
36
37
                when "110" => Y <= "01000000";
                 when others => Y <= "10000000";
38
39
             end case;
40
              Y \leftarrow "111111111"; -- Output when Enable is low
41
42
          end if;
43
       end process;
44
45
    end Behavioral;
46
47
```

```
1
 2
    -- Company:
    -- Engineer:
 3
 4
    -- Create Date: 16:40:29 02/09/2019
 5
 6
    -- Design Name:
7
    -- Module Name: Threeto8_DECODER_usingIfElse - Behavioral
8
9
   library IEEE;
    use IEEE.STD_LOGIC_1164.ALL;
10
11
12
    entity Threeto8_DECODER_usingIfElse is
13
     Port ( D0 : in STD_LOGIC; --D0,D1,D2 is DATA input
               D1 : in STD_LOGIC;
14
                D2 : in STD LOGIC;
15
16
                En : in STD_LOGIC; --En is Enable
                Y: out STD LOGIC VECTOR (7 downto 0)); -- Y is output Vector, All are
17
    Active High
    end Threeto8_DECODER_usingIfElse;
18
19
    architecture Behavioral of Threeto8_DECODER_usingIfElse is
20
21
22
   begin
23 process (En, D0, D1, D2)
24
          begin
25
              if En = '1' then
                 if (D2 = '0') and D1 = '0' and D0 = '0') then
26
27
                   Y <= "0000001";
28
                 elsif (D2 = '0' and D1 = '0' and D0 = '1') then
29
                   Y <= "00000010";
                 elsif (D2 = '0' and D1 = '1' and D0 = '0') then
30
                   Y <= "00000100";
31
32
                 elsif (D2 = '0' and D1 = '1' and D0 = '1') then
33
                   Y <= "00001000";
                 elsif (D2 = '1' and D1 = '0' and D0 = '0') then
34
35
                   Y <= "00010000";
                elsif (D2 = '1' and D1 = '0' and D0 = '1') then
36
37
                   Y <= "00100000";
                 elsif (D2 = '1' and D1 = '1' and D0 = '0') then
38
                   Y <= "01000000";
39
40
                   Y <= "10000000";
41
42
                end if;
43
             else
44
                Y <= "111111111"; -- Output when Enable is low
45
46
     end process;
47
    end Behavioral;
```