

```
1
2  -----Multiplexer (Main Selector of Operation)-----
3
4  library IEEE;
5  use IEEE.STD_LOGIC_1164.ALL;
6  use IEEE.NUMERIC_STD.ALL;
7  --ENTITY
8  entity mux_main is
9      port(in_add, in_sub, in_mul, in_div, fl_add, fl_sub, fl_mul, fl_div : in unsigned(7 downto 0);
10          in_add_fg,in_sub_fg,in_mul_fg,in_div_fg,fl_add_fg,fl_sub_fg,fl_mul_fg,fl_div_fg,clk:in std_logic;
11          op_code:in unsigned( 2 downto 0 );
12          res:out unsigned(7 downto 0);
13          suc_flag:out std_logic);
14  end mux_main;
15  --ARCHITECTURE
16  architecture Behavioral of mux_main is
17  begin
18  process(clk)
19  begin
20  --POSITIVE EDGE TRIGGERED
21      if (clk='1') then
22  --SELECTING RESULT WITH OPCODE
23          case op_code is
24              when "000" =>res<=in_add;
25              when "001" =>res<=in_sub;
26              when "010" =>res<=in_mul;
27              when "011" =>res<=in_div;
28              when "100" =>res<=fl_add;
29              when "101" =>res<=fl_sub;
30              when "110" =>res<=fl_mul;
31              when others =>res<=fl_div;
32          end case;
33  --SELCTING SUCESS FLAGS USING OPCODE
34          case op_code is
35              when "000" =>suc_flag <=in_add_fg;
36              when "001" =>suc_flag<=in_sub_fg;
37              when "010" =>suc_flag<=in_mul_fg;
38              when "011" =>suc_flag<=in_div_fg;
39              when "100" =>suc_flag<=fl_add_fg;
40              when "101" =>suc_flag<=fl_sub_fg;
41              when "110" =>suc_flag<=fl_mul_fg;
42              when others =>suc_flag<=fl_div_fg;
```

```
43         end case;  
44     end if;  
45 end process;  
46 --END ARCHITECTURE  
47 end Behavioral;  
48  
49
```