```
1
          -----FLOATINGPOINT ALU.VHD-----
 3
 4
     --LIBRARIES TO USE
 5
     library IEEE;
 6
     use IEEE.STD LOGIC 1164.ALL;
     use IEEE.NUMERIC STD.ALL;
 9
     --ENTITY OF THE MICRO PROCESSOR
10
     entity floating point alu is
      port( num1, num2 : in unsigned(7 downto 0);
11
12
              op code:in unsigned(2 downto 0);
13
              clk:in std logic;
14
              output: out unsigned(7 downto 0);
15
              op flag:out std logic);
16
     end floating point alu;
17
18
     --ARCHTECTURE OF THE MICRO PROCESSOR
19
     architecture Behavioral of floating point alu is
20
     --COMPONENT OF MULTIPLEXER
21
     component mux main is
22
        port(in add, in sub, in mul, in div, fl add, fl sub, fl mul, fl div: in unsigned(7 downto 0);
              in add fg, in sub fg, in mul fg, in div fg, fl add fg, fl sub fg, fl mul fg, fl div fg, clk:in std logic;
23
24
           op code:in unsigned(2 downto 0);
25
           res:out unsigned(7 downto 0);
26
           suc flag:out std logic);
27
     end component;
28
     --COMPONENT OF ADDER-SUBTRACTOR UNIT
29
     component AdderSubtractor is
30
         Port (InpA: in UNSIGNED (7 downto 0);
31
               InpB : in UNSIGNED (7 downto 0);
                Opr : in STD LOGIC := '0'; -- '0' means Add(Default) , '1' means Subtract
32
33
                Sum : out Unsigned (7 downto 0);
34
                Error : out STD LOGIC);
35
     end component;
36
37
     -- COMPONENT OF INTEGER MULTIPLICATION
38
     component int mul is
39
           port(num1, num2: in unsigned(7 downto 0);
40
              prod:out unsigned(7 downto 0);
41
              suc flag: out std logic);
     end component;
```

```
43
     -- COMPONENT OF INTEGER DIVISION
44
45
     component divison1 is
46
         Port ( a : in unsigned(7 downto 0);
                b : in unsigned(7 downto 0);
47
48
                q : out unsigned(7 downto 0);
49
                r : out unsigned(7 downto 0));
50
                 suc flag:out std logic);
51
     end component;
52
53
     --COMPONENT OF FLOATING POINT ADDITION AND SUBTRACTION
54
     component FloatingPointUnit is
55
           Port ( Sa : in STD LOGIC;
56
                Ea : in UNSIGNED (2 downto 0);
57
                Ma : in UNSIGNED (3 downto 0);
58
                Sb : in STD LOGIC;
                Eb : in UNSIGNED (2 downto 0);
59
60
                Mb : in UNSIGNED (3 downto 0);
61
                AddSubtract : in STD LOGIC;
62
                Sr : out STD LOGIC;
63
                Er : Buffer UNSIGNED (2 downto 0);
64
                Mr : Buffer UNSIGNED (3 downto 0);
65
                ErrorFlag : out STD LOGIC);
66
67
     end component;
68
69
     --COMPONENT OF FLAOTING POINT MULTIPLICATION
70
     component floating point mul 8bit is
71
         Port ( a : in unsigned(7 downto 0);
72
                b : in unsigned(7 downto 0);
73
                prod : out unsigned(7 downto 0);
74
                suc flag : out std logic);
75
76
     end component;
77
78
     -- COMPONENT OF FLOATING POINT DIVISION
79
     component division2 is
80
         Port ( a : in unsigned(7 DOWNTO 0);
81
                b : in unsigned(7 DOWNTO 0);
82
                q : out unsigned(7 downto 0) := "00000000";
83
                suc flag: out std logic);
84
     end component;
```

Mon Apr 01 15:16:34 2019

```
85
 86
 87
 88
      --SIGNAL USED
 89
      signal in add res, in sub res, in mul res, in div res, fl add res, fl sub res, fl mul res, fl div res: unsigned(7
      downto 0);
      signal in add suc, in sub suc, in mul suc, in div suc, fl add suc, fl sub suc, fl mul suc, fl div suc: std logic;
 90
 91
      --MAIN BODY
      begin
 92
 93
      --INTEGER ADDER
 94
      INT ADD INS:
                    AdderSubtractor port map(num1, num2, '0', in add res, in add suc);
 95
      --INTEGER SUBTRACTOR
 96
      INT SUB INS: AdderSubtractor port map(num1, num2, '1', in sub res, in sub suc);
 97
      --INTEGER MULTIPLIER
      INT MUL INS: int mul port map(num1, num2, in mul res, in mul suc);
 98
 99
      --INTEGER DIVISION UNIT
      INT DIV INS: divison1 port map(num1, num2, in div res, in div suc);
100
101
      --FLOATING POINT ADDER
      FLT ADD INS:
                     FloatingPointUnit port map(num1(7), num1(6 downto 4), num1(3 downto 0), num2(7), num2(6 downto 4), num2(3
102
      downto 0),'0',fl add res(7),fl add res(6 downto 4),fl add res(3 downto 0),fl add suc);
103
      --FLOATING POINT SUBTRACTOR
104
      FLT SUB INS:
                     FloatingPointUnit port map(num1(7), num1(6 downto 4), num1(3 downto 0), num2(7), num2(6 downto 4), num2(3
      downto 0),'0',fl sub res(7),fl sub res(6 downto 4),fl sub res(3 downto 0),fl sub suc);
      --FLOATING POINT MULTIPLIER
105
      FLT MUL INS: floating point mul 8bit port map(num1, num2, fl mul res, fl mul suc);
106
      --FLOATING POINT DIVISION UNIT
107
108
      FLT DIV INS: division2 port map(num1, num2, fl div res, fl div suc);
109
      --MUX TO SELECT THE OUTPUT
110
      MUX INS:
                     mux main port map(in add res, in sub res, in mul res, in div res, fl add res, fl sub res,
      fl mul res, fl div res, in add suc, in sub suc, in mul suc, in div suc, not(fl add suc), not(fl sub suc), fl mul suc,
      fl div suc,clk,op code,output,op flag);
      --END OF ARCHITECTURE
111
112
      end Behavioral;
113
114
```