Mon Apr 01 15:20:15 2019

```
----- COMPONENTS USED IN MAIN ARCHITECTURE-----
 3
 4
 5
    6
    library IEEE;
    use IEEE.STD LOGIC 1164.ALL;
    use IEEE.NUMERIC STD.ALL;
10
11
     entity AdderSubtractor is
12
        generic (N : natural := 7); --This is 8 bit adder-subtractor by default
13
        Port ( InpA : in UNSIGNED (N downto 0);
14
               InpB : in UNSIGNED (N downto 0);
1.5
               Opr : in STD LOGIC := '0'; -- '0' means Add(Default) , '1' means Subtract
16
               Sum : out Unsigned (N downto 0);
17
               Error : out STD LOGIC);
18
    end AdderSubtractor;
19
20
     architecture Behavioral of AdderSubtractor is
21
22
    begin
23
     process (Opr)
24
       variable sum ans : UNSIGNED (N downto 0);
25
       variable carry ans : UNSIGNED (N+1 downto 0);
26
       variable InpBnew : UNSIGNED (N downto 0);
27
       begin
28
          carry ans (0) := Opr;
29
30
          for i in 0 to N loop
31
             InpBnew(i) := InpB(i) xor Opr;
32
             sum ans(i) := (InpA(i) xor InpBnew(i)) xor carry ans(i);
33
             carry ans(i+1) := (InpA(i) and InpBnew(i)) or (InpA(i) and carry ans(i)) or (InpBnew(i) and carry ans(i));
          end loop;
35
36
          Error <= (carry ans(N) xor carry ans(N+1)) or Carry ans(N);</pre>
37
          Sum <= sum ans;
38
39
       end process;
40
41
    end Behavioral;
```