```
1
2   ------------------------------MAIN CODE----FLOATINGPOINT_ALU.VHD----------------------------------------
3
4   --LIBRARIES TO USE
5   library IEEE;
6   use IEEE.STD_LOGIC_1164.ALL;
7   use IEEE.NUMERIC_STD.ALL;
8
9   --ENTITY OF THE MICRO PROCESSOR
10  entity floating_point_alu is
11     port( num1,num2 : in unsigned(7 downto 0);
12           op_code:in unsigned(2 downto 0);
13           clk:in std_logic;
14           output: out unsigned(7 downto 0);
15           op_flag:out std_logic);
16  end floating_point_alu;
17
18  --ARCHTECTURE OF THE MICRO PROCESSOR
19  architecture Behavioral of floating_point_alu is
20  --COMPONENT OF MULTIPLEXER
21  component mux_main is
22     port(in_add, in_sub, in_mul, in_div, fl_add, fl_sub, fl_mul, fl_div : in unsigned(7 downto 0);
23           in_add_fg,in_sub_fg,in_mul_fg,in_div_fg,fl_add_fg,fl_sub_fg,fl_mul_fg,fl_div_fg,clk:in std_logic;
24        op_code:in unsigned( 2 downto 0 );
25        res:out unsigned(7 downto 0);
26        suc_flag:out std_logic);
27  end component;
28  --COMPONENT OF ADDER-SUBTRACTOR UNIT
29  component AdderSubtractor is
30      Port ( InpA : in  UNSIGNED (7 downto 0);
31             InpB : in  UNSIGNED (7 downto 0);
32              Opr : in STD_LOGIC := '0'; -- '0' means Add(Default) , '1' means Subtract
33             Sum : out  Unsigned (7 downto 0);
34             Error : out STD_LOGIC);
35  end component;
36
37  --COMPONENT OF INTEGER MULTIPLICATION
38  component int_mul is
39        port(num1,num2: in unsigned(7 downto 0);
40           prod:out unsigned(7 downto 0);
41           suc_flag: out std_logic);
42  end component;
```

```
43
44  --COMPONENT OF INTEGER DIVISION
45  component divison1 is
46      Port ( a : in  unsigned(7 downto 0);
47             b : in  unsigned(7 downto 0);
48             q : out unsigned(7 downto 0);
49  --         r : out unsigned(7 downto 0));
50              suc_flag:out std_logic);
51  end component;
52
53  --COMPONENT OF FLOATING POINT ADDITION AND SUBTRACTION
54  component FloatingPointUnit is
55        Port ( Sa : in  STD_LOGIC;
56             Ea : in  UNSIGNED (2 downto 0);
57             Ma : in  UNSIGNED (3 downto 0);
58             Sb : in  STD_LOGIC;
59             Eb : in  UNSIGNED (2 downto 0);
60             Mb : in  UNSIGNED (3 downto 0);
61             AddSubtract : in STD_LOGIC;
62             Sr : out  STD_LOGIC;
63             Er : Buffer  UNSIGNED (2 downto 0);
64             Mr : Buffer  UNSIGNED (3 downto 0);
65             ErrorFlag : out STD_LOGIC);
66
67  end component;
68
69  --COMPONENT OF FLAOTING POINT MULTIPLICATION
70  component floating_point_mul_8bit is
71      Port ( a : in  unsigned(7 downto 0);
72             b : in  unsigned(7 downto 0);
73             prod : out  unsigned(7 downto 0);
74             suc_flag : out  std_logic);
75
76  end component;
77
78  --COMPONENT OF FLOATING POINT DIVISION
79  component division2 is
80      Port ( a  : in  unsigned(7 DOWNTO 0);
81             b : in  unsigned(7 DOWNTO 0);
82             q : out unsigned(7 downto 0) := "00000000";
83             suc_flag: out std_logic);
84  end component;
```

```
 85
 86
 87
 88   --SIGNAL USED
 89   signal in_add_res, in_sub_res, in_mul_res, in_div_res, fl_add_res,fl_sub_res,fl_mul_res,fl_div_res: unsigned(7
      downto 0);
 90   signal  in_add_suc,in_sub_suc,in_mul_suc,in_div_suc,  fl_add_suc,fl_sub_suc,fl_mul_suc,fl_div_suc: std_logic;
 91   --MAIN BODY
 92   begin
 93   --INTEGER ADDER
 94   INT_ADD_INS:   AdderSubtractor port map(num1,num2,'0',in_add_res,in_add_suc);
 95   --INTEGER SUBTRACTOR
 96   INT_SUB_INS:   AdderSubtractor port map(num1,num2,'1',in_sub_res,in_sub_suc);
 97   --INTEGER MULTIPLIER
 98   INT_MUL_INS:   int_mul port map(num1,num2,in_mul_res,in_mul_suc);
 99   --INTEGER DIVISION UNIT
100   INT_DIV_INS:   divison1 port map(num1,num2,in_div_res,in_div_suc);
101   --FLOATING POINT ADDER
102   FLT_ADD_INS:   FloatingPointUnit port map(num1(7),num1(6 downto 4),num1(3 downto 0),num2(7),num2(6 downto 4),num2(3
      downto 0),'0',fl_add_res(7),fl_add_res(6 downto 4),fl_add_res(3 downto 0),fl_add_suc);
103   --FLOATING POINT SUBTRACTOR
104   FLT_SUB_INS:   FloatingPointUnit port map(num1(7),num1(6 downto 4),num1(3 downto 0),num2(7),num2(6 downto 4),num2(3
      downto 0),'0',fl_sub_res(7),fl_sub_res(6 downto 4),fl_sub_res(3 downto 0),fl_sub_suc);
105   --FLOATING POINT MULTIPLIER
106   FLT_MUL_INS:   floating_point_mul_8bit port map(num1,num2,fl_mul_res,fl_mul_suc);
107   --FLOATING POINT DIVISION UNIT
108   FLT_DIV_INS:   division2 port map(num1,num2,fl_div_res,fl_div_suc);
109   --MUX TO SELECT THE OUTPUT
110   MUX_INS:       mux_main port map(in_add_res,  in_sub_res,  in_mul_res,  in_div_res, fl_add_res, fl_sub_res,
      fl_mul_res, fl_div_res, in_add_suc,in_sub_suc,in_mul_suc,in_div_suc,not(fl_add_suc),not(fl_sub_suc),fl_mul_suc,
      fl_div_suc,clk,op_code,output,op_flag);
111   --END OF ARCHITECTURE
112   end Behavioral;
113
114
```