```
1
                   -----2)
 2
                                                 INTEGER MULTIPLIER-----
 3
 4
     library IEEE;
     use IEEE.STD LOGIC 1164.ALL;
 5
     use IEEE.NUMERIC STD.ALL;
     --ENTITY
 8
     entity int mul is
 9
       generic (IN S:NATURAL:=8-1);
10
11
      port(num1, num2: in unsigned(IN S downto 0);
12
13
          prod:out unsigned(IN S downto 0);
14
           suc flag: out std logic);
15
     end int mul;
16
     --ARCHITECTURE
     architecture Behavioral of int mul is
18
     signal sig:unsigned(IN S downto 0);
19
     begin
20
21
     process(num1, num2)
22
      variable a,m:unsigned(IN S-1 downto 0);
23
     variable mul, sum:unsigned(IN S downto 0):="00000000";
24
      variable carry: std logic;
25
      begin
26
     --INITAILISING VARIABLES
27
          suc flag<='1';</pre>
28
        a:=num1(IN S-1 downto 0);
29
        m:= num2 (IN S-1 downto 0);
30
        for k in 0 to ((IN S-1)) loop
31
             if (m(k)='1') then
32
                carry:='0';
33
     --Adding each summand
34
                for n in 0 to (IN S-1) loop
35
                   sum(n):=a(n) xor (mul(n) xor carry);
36
                   carry:=(a(n) and carry) or (mul(n) and carry) or (a(n) and mul(n));
37
                end loop;
38
             end if;
39
     --storing the sum of each new summand
40
            mul:=sum;
            if carry='1' then
41
42
                suc flag<='0';</pre>
```

Mon Apr 01 15:21:05 2019

```
end if;
43
     --SHIFTING THE OPERAND
44
45
               a:= a sll 1;
46
           end loop;
47
            sig<=mul;
     --GIVING RESULT TO OUTPUT
48
49
            prod(IN_S-1 downto 0) <= mul((IN_S-1) downto 0);</pre>
50
            prod(IN_S) <= num1(IN_S) xor num2(IN_S);</pre>
51
52
        end process;
53
     end Behavioral;
54
55
```