



there are 2 counters, a counter A being asynchronous up counter & "counter B" is an asynchronous down counter and at $T=0$, 0000 & 1111 are loaded respectively as shown. clock source (clk) available is 1 MHz.

- (1) complete the design such that counter B decrements by one value each time when decimal "12" appears at output of counter A (A0 being LSB).
- (2) what is the decimal value at o/p of both counter A & counter B at $T=0.2$ milliseconds?
- (3) what is the frequency of B0 with respect to clk (1 MHz)?



Sol:



2A) Given $\text{freq} = 1 \text{ MHz}$

$$T = 1 \mu\text{sec}$$

$$\text{for } T = 0.2 \text{ msec} = 0.2 \times 10^{-3}$$

$$\text{pulses} = \frac{0.2 \times 10^{-3}}{1 \times 10^{-6}} = 200 \text{ pulses}$$

Decimal value for counter B

$$\text{pulses} = 200 - 12 = 188$$

and change occurred at 16 pulses

$$16) 188(11)$$

$$\begin{array}{r} 16 \\ \underline{16} \\ 28 \\ \underline{16} \\ 12 \end{array}$$

decimal value = 3

$$(3) \text{ Frequency } B \text{ is } \frac{f}{2} = \frac{1 \text{ MHz}}{2} = 0.5 \text{ MHz}$$

$$16) 200(12)$$

$$\begin{array}{r} 16 \\ \underline{16} \\ 40 \\ \underline{32} \\ 8 \end{array}$$

count-A

decimal = 7

8 clock pulses

counter-B

$$\text{pulses} = 200 - 12 = 188$$

change occurred at 16 pulses