

// In Bluespec interface MatchTable:

endinterface

interface Put#(MatchEntry_t) add_entry;

interface Put#(FlowId t) delete entry;


P4FPGA: Towards an Open Source P4 Backend for FPGA

Han Wang, Vishal Shrivastav, Ki Suh Lee, Hakim Weatherspoon **Computer Science, Cornell University**

Motivation Enable compilation of P4 to many FPGA platforms. SystemVerilog Many Low Level Eligible Hardware **Platforms** Language Long Debug Ad-hoc Cvcle interface

P4FPGA alleviates all of the above problems!

P4FPGA Pipeline



- P4FPGA complements existing software-based process
- Bluespec as implementation language
- Pipeline stages are driven by Makefile
- Integrated with Vivado and Quartus command line flow

Applications




Switch/Router Intelligent-NIC Packet Scheduling

Status

We have implemented the following components:

- Packet Parser (Fixed parse graph from P4 program)
- Match Table (BCAM) (3)
- Packet Memory (Backed by Block RAM in FPGA)
- Tx/Rx Ring Buffer (Backed by Block RAM)
- Action Engine (Subset of primitives)
- Control and debug API through PCIe (Gen2)


Reference Architecture / Demo



interface Put#(Tuple2#(FlowId t, ActionEntry t)) modify entry;

device->add entry(entry); device->delete_entry(flowId);

Extending P4FPGA



- Same bluespec and C++ for simulation and synthesis
- Automatic generation of Verilog from Bluespec
- Developer works in green flow for fast turn-around time

Contributions

- Compile P4 to multiple FPGA targets
- Open-source framework
- Full system and fast simulation
- RPC-style SW/HW communication
- Extensible for new data-plane features
- Modular and strong-typed language

To be released at p4fpga.org

Reference

- (1) http://www.connectal.org/(FPGA'15)
- (2) Towards Programmable Packet Scheduling (Hot Net'15)
- (3) Modular SRAM-Based Binary Content-Addressable Memories (FCCM'15)