


# Target Architecture P4 Extension Compiled to Xilinx FPGA

G. Brebner and R. Halstead, Xilinx Labs, USA

- Describe target data path in P4 “1.arch”
- ... user describes elements in P4 “1.user”
- Compile to customized 100G hardware
- Demonstrated on Xilinx UltraScale FPGA



- Click-style architecture description
- Avoid vague “specifications in English”