

Ques-1

'a' and 'b' are the two 4-bit unsigned numbers given as input to the ALU. 'result' is the 8-bit unsigned number which is output after performing the operation. 'sel' is the 3-bit mode selection input. And depending on the 'sel' value, we had to perform different operations using structural VHDL code only.

So in each of the parts, I created a input pin which will check the condition of sel pin. If input is 1, then the particular part will return the result and if input pin is 0, the particular part will send sequence of only 0's as the output. In this way, I took the result of 7 subparts and to calculate the final result, I performed bitwise OR operation which will in turn perform the operation of selecting the subpart based on sel.

For example:

a = 0001 and b = 0001

If sel = 010 then outputs of the subparts will be:

00000000,00000001,00000000,00000000,00000000,00000000,00000000

And performing bitwise OR will give the final result same as the result of the 2nd subpart.

sel = 000 or 001	-	Adder_Subtractor (not sel2 and not sel1)
sel = 010	-	Multiplier (not sel2 and sel1 and not sel0)
sel = 011	-	Comparator (not sel2 and sel1 and sel0)
sel = 100	-	Bitwise NAND (sel2 and not sel1 and not sel0)
sel = 101	-	Bitwise NOR (sel2 and not sel1 and sel0)
sel = 110	-	Bitwise XOR (sel2 and sel1 and not sel0)
sel = 111	-	Bitwise XNOR (sel2 and sel1 and sel0)

Subpart A - Adder and Subtractor:

It is a 4-bit unsigned adder-subtractor which had to be designed using a carry-look-ahead adder circuit. During this operation, the lower 4 bits of 'result' should represent the sum (for adder) and difference (for subtractor) and the 5th bit is the carry. The remaining upper 3 bits of 'result' are don't care. When sel is 000 perform addition and when sel is 001, we have to perform subtraction.

In general, there are 2 ways to subtract a and b. One is the normal borrow method which cannot be used here because we have to use a 4 bit ripple carry adder for subtraction also. The 2nd method is to first take 2's complement of b that is inverse all the bits of b and add 1 to get 2's complement of b and then add a and the 2's complement of b which will finally result in a-b.

Method for finding 2's complement of b:

First we can inverse the bits of b by performing a XOR operation of each of the bits of b with cin=1. This is known as the 1's complement of b. Now to convert 1's complement of b to 2's complement of b, we need to add 1. So instead of adding 1 here, i will give the 4 bit adder a carry of 1 to satisfy the 2's complement of b.

$$\begin{aligned}\text{So finally } a - b &= a + (\text{2's complement of } b) \\ &= a + (\text{1's complement of } b + 1) \\ &= a + (\text{1's complement of } b) + (\text{carry} = 1)\end{aligned}$$

When cin = 0

Input will be 'a', 'b', 'cin=0'

When cin = 1

Input will be 'a', '1's complement of b', 'cin=1'

Here as we have to use only the adder circuit, we will calculate the subtraction using 2's complement method which is


$$a - b = a + (\text{2's complement of } b)$$

Logic For Carry Look Ahead Adder:

In Stage i of a Full Adder, we are completely sure that there will be a carry generated when $A_i = B_i = 1$, independent of whether the carry-in from stage i-1 is 0 or 1.

Similarly there will be a carry propagated if the half sum is 1 and carry in C_i is 1.

These two signal conditions are called generate and propagate denoted by G_i and P_i respectively as shown in below circuit.



In the ripple carry adder : G_i , P_i , S_i are local to each cell of the adder and C_i is also local to each cell. But in the carry look ahead adder, in order to reduce the length of the carry chain, C_i is changed to a more global function spanning multiple cells.

Now we will flatten the equations for carry using G_i and P_i terms for less significant bits. We will begin at the cell 0 with the carry-in C_0 .

$$C_1 = G_0 + P_0.C_0$$

$$\begin{aligned}
 C_2 &= G_1 + P_1.C_1 \\
 &= G_1 + P_1.(G_0 + P_0.C_0) \\
 &= G_1 + P_1.G_0 + P_1.P_0.C_0
 \end{aligned}$$


$$\begin{aligned}
 C_3 &= G_2 + P_2.C_2 \\
 &= G_2 + P_2.(G_1 + P_1.G_0 + P_1.P_0.C_0) \\
 &= G_2 + P_2.G_1 + P_2.P_1.G_0 + P_2.P_1.P_0.C_0
 \end{aligned}$$

$$\begin{aligned}
 C_4 &= G_3 + P_3.C_3 \\
 &= G_3 + P_3.(G_2 + P_2.G_1 + P_2.P_1.G_0 + P_2.P_1.P_0.C_0) \\
 &= G_3 + P_3.G_2 + P_3.P_2.G_1 + P_3.P_2.P_1.G_0 + P_3.P_2.P_1.P_0.C_0
 \end{aligned}$$


Subpart B - Multiplier:

				A3	A2	A1	A0
				B3	B2	B1	B0
				A3B0	A2B0	A1B0	A0B0
			A3B1	A2B1	A1B1	A0B1	
		A3B2	A2B2	A1B2	A0B2		
	A3B3	A2B3	A1B3	A0B3			
P7	P6	P5	P4	P3	P2	P1	P0

$$A_i B_i = A_i \text{ AND } B_i$$



Array multiplier is just like the normal multiplication process that we use in our daily life.
Full Adder Diagram:



Subpart C - Comparator:

In this subpart, we have to design a 4 bit unsigned comparator using structural code.

The comparator should be able to tell whether 'a' is less than or greater than or equal to 'b'. During comparator operation, only the lower 3 bits of 'result' will be used. The remaining upper 5 bits are don't care.

When $a > b$, output = xxxxx100

When $a = b$, output = xxxxx010

When $a < b$, output = xxxxx001

Let two inputs be $a_3 a_2 a_1 a_0$ and $b_3 b_2 b_1 b_0$

The basic logic of the comparator is that first we have to compare the most significant bit,

If both are different the input containing 1 is larger but if both are same either 0,0 or 1,1

then we will have to compare the 2nd most significant bit and similarly we have to check all the bits, If all the 4 bits are equal then both the numbers are equal.

Here equality can be checked by using the xnor of the two bits.

The logic of the code is shown below:

$s_3 = a_3 \text{ xnor } b_3$

$s_2 = a_2 \text{ xnor } b_2$

$s_1 = a_1 \text{ xnor } b_1$

$s_0 = a_0 \text{ xnor } b_0$

Each will contain 1 if corresponding bits are equal and 0 otherwise.

Case-1 : When $a = b$

This case will be satisfied when all the 4 bits are equal of both the inputs.

And the output should be xxxxx010.

So $\text{result}(1) = s_3 \text{ AND } s_2 \text{ AND } s_1 \text{ AND } s_0$

If all are 1, then the two inputs are equal and the output will be as required

Case - 2: When $a > b$

This case will be satisfied during one of the 4 subcases mentioned below:

When a_3 is 1 and b_3 is 0, code will be $(a_3 \text{ AND } \text{not } b_3)$

When a_3 and b_3 are same i.e s_3 is 1 and a_2 is 1 and b_2 is 0,

Code will be $(s_3 \text{ AND } a_2 \text{ AND } \text{not } b_2)$

When a_3 is same as b_3 and a_2 is same as b_2 i.e $s_3=1$ and $s_2=1$ and a_1 is 1 and b_1 is 0

Code will be $(s_3 \text{ AND } s_2 \text{ AND } a_1 \text{ AND } \text{not } b_1)$

When $a_3 = b_3$ and $a_2 = b_2$ and $a_1 = b_1$ i.e $s_3=s_2=s_1=1$ and a_0 is 1 and b_0 is 0

Code will be $(s_3 \text{ AND } s_2 \text{ AND } s_1 \text{ AND } a_0 \text{ AND } \text{not } b_0)$

When one of the above cases will be satisfied, a will be greater than b. So final logic will be or of these conditions. And as the output will be xxxxx100, so result should be assigned to $\text{result}(2)$.

result(2) = (a3 AND not b3) OR
(s3 AND a2 AND not b2) OR
(s3 AND s2 AND a1 AND not b1) OR
(s3 AND s2 AND s1 AND a0 AND not b0)

Case - 3: When a < b

This case will be satisfied during one of the 4 subcases mentioned below:

When a3 is 0 and b3 is 1 , code will be (b3 AND not a3)

When a3 and b3 are same i.e s3 is 1 and a2 is 0 and b2 is 1,
Code will be (s3 AND b2 AND not a2)

When a3 is same as b3 and a2 is same as b2 i.e s3=1 and s2=1 and a1 is 0 and b1 is 1
Code will be (s3 AND s2 AND b1 AND not a1)

When a3 = b3 and a2 = b2 and a1 = b1 i.e s3=s2=s1=1 and a0 is 0 and b1 is 1
Code will be (s3 AND s2 AND s1 AND b0 AND not a0)


When one of the above cases will be satisfied, a will be greater than b. So final logic will be or of these conditions. And as the output will be xxxxx001 , so result should be assigned to result(0).

result(0) = (b3 AND not a3) OR
(s3 AND b2 AND not a2) OR
(s3 AND s2 AND b1 AND not a1) OR
(s3 AND s2 AND s1 AND b0 AND not a0)

Subpart D - Bitwise NAND :

In this subpart, we have to design a 4-bit bitwise NAND operation using a structural design.

$$\text{NAND}(a,b) = \text{NOT}(a \text{ AND } b)$$



Input		Output
A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0

Let $a = a_3 a_2 a_1 a_0$ and $b = b_3 b_2 b_1 b_0$

a bitwiseNAND b can be defined as:

$$\text{result}(3) = a_3 \text{ NAND } b_3$$

$$\text{result}(2) = a_2 \text{ NAND } b_2$$


$$\text{result}(1) = a_1 \text{ NAND } b_1$$

$$\text{result}(0) = a_0 \text{ NAND } b_0$$

Subpart E - Bitwise NOR :

In this subpart, we have to design a 4-bit bitwise NOR operation using a structural design.

$$\text{NOR}(a,b) = \text{NOT}(a \text{ OR } b)$$



A	B	Z
0	0	1
0	1	0
1	0	0
1	1	0

Let $a = a_3 a_2 a_1 a_0$ and $b = b_3 b_2 b_1 b_0$

a bitwiseNOR b can be defined as:

$$\text{result}(3) = a_3 \text{ NOR } b_3$$

$$\text{result}(2) = a_2 \text{ NOR } b_2$$


$$\text{result}(1) = a_1 \text{ NOR } b_1$$

$$\text{result}(0) = a_0 \text{ NOR } b_0$$

Subpart F - Bitwise XOR :

In this subpart, we have to design a 4-bit bitwise XOR operation using a structural design.

$$\text{XOR}(a,b) = (a \text{ AND not } b) \text{ OR } (\text{not } a \text{ AND } b)$$



INPUTS		OUTPUTS
A	B	$Y = A \oplus B$
0	0	0
0	1	1
1	0	1
1	1	0

Let $a = a_3 a_2 a_1 a_0$ and $b = b_3 b_2 b_1 b_0$

a bitwiseXOR b can be defined as:

$$\text{result}(3) = a_3 \text{ XOR } b_3$$

$$\text{result}(2) = a_2 \text{ XOR } b_2$$


$$\text{result}(1) = a_1 \text{ XOR } b_1$$

$$\text{result}(0) = a_0 \text{ XOR } b_0$$

Subpart G - Bitwise XNOR :

In this subpart,we have to design a 4-bit bitwise XNOR operation using a structural design.

$$\text{XNOR}(a,b) = (a \text{ AND } b) \text{ OR } (\text{not } a \text{ AND not } b)$$



Inputs		Outputs
X	Y	Z
0	0	1
0	1	0
1	0	0
1	1	1

Let $a = a_3 a_2 a_1 a_0$ and $b = b_3 b_2 b_1 b_0$

a bitwiseXNOR b can be defined as:

$$\text{result}(3) = a_3 \text{ XNOR } b_3$$

$$\text{result}(2) = a_2 \text{ XNOR } b_2$$

$$\text{result}(1) = a_1 \text{ XNOR } b_1$$

$$\text{result}(0) = a_0 \text{ XNOR } b_0$$