vst.n men men D 1 bit Mode: read (0) or write (1) mem\_wdath\_D 32 bets\_Data/
Data we wanna wate stock
Memory mem\_rdata\_D 32 bits data real from D/S memory Chip mem\_addr\_D 32 bits Address of D/s memory. men\_voluta\_I 32 bits Next Instruction Instruction

Address of instruction memory


Memory

TA part will read mite the memory for us, are just need to tell it where and what.



## **Architecture**

Not complete (does not include jal, jalr, ...)



State Instruction. mem\_rdata\_I[6:2] mem-wen-D 4/h AUIPC 00 00 4/21 101 JAL 4/12 JALR 1001 4113 BEQ 1/000 41/4 LW 00000 4/15 SW 01000 mem\_rda[a\_I[3] = 0 4/16 00/00 ADDI mem\_rdataI[(3) = 1 4/17 00/00 STLI mem\_rdata\_[[30[25] = 00 mem\_rdata\_I[14]=0 4/18 DOA 01/10 mem\_vda[x\_[[30|25]=10 SUB 4'29 0110 mem\_rdata\_[[20/25]=0[ 416 00110 MUL mem\_rdata\_[S14]=1 4/1/11 XOR 0 6/10

