


TA part will read/write the memory for us, we just need to tell it where and what.



Architecture

- ◆ Not complete (does not include jal, jalr, ...)



mem-wen-D

state Instruction mem_rdata_I[6:2]

4'd0 AUIPC 00101

4'd1 JAL 11011

4'd2 JALR 11001

4'd3 BEQ 11000

4'd4 LW 00000

4'd5 SW 01000

4'd6 ADDI 00100

4'd7 STLI 00100

4'd8 ADD 01100

4'd9 SUB 01100

4'd10 MUL 01100

4'd11 XOR 01100

mem_rdata_I[13] = 0

mem_rdata_I[13] = 1


mem_rdata_I[14] = 0

mem_rdata_I[30:25] = 00


mem_rdata_I[30:25] = 10

mem_rdata_I[30:25] = 01

mem_rdata_I[14] = 1



(BEQ done here, not in Basic-ALU)



1st half cycle → write for ld
2nd half cycle → write for other instructions

