Microinstruction Format




Microinstructions are commonly divided into

- (1) Horizontal microinstruction
- 2) verticed microinstruction

Horizontal microinstruction:

In the horizontal microinstruction each bit of the microinstruction represents a control signal. A horizontal microinstruction has the following general attributes:

- 1 Long format
- D high degree of parallelism
- 3 little encoding of control information.



The format of a horizontal microinstruction is as follows:

- .There is one bit for each internal control line.
- · There is one bit for each system bus control line.
- · There is condition field for each condition for conditional brunching.
- · Address field that stones the address of the microinstruction to be executed neset when a branch is taken

Execution of a horizontal microinstruction

Turn on all the control lines with bit value equal


microinstruction in sequence

Hext microinstruction to be executed is indicated in the address field.

Vertical Microinstructions

A ventical microinstruction allocus encoding of control information. Ventical microinstructions are characterized by

- · Short Pormats
- · Limited ability to express parauel micro-operations.
- · considerable encoding of control information.



Vertical microinstruction using decodors

In venticed microinstructions many similar control signals can be decoded into few microinstruction bits. For example for 32 ALO. operations, only 5 encoded bits will be required in venticed microinstruction. Howevertnesse is needed bits need to be passed from respective decoders to get the individual control signals.

In general, a horizontal control unit is fester yet requires wide instruction words who reas, vertical control unit although requires decoders however, are shorter in length.

Grouping of Control Signals

It is possible to perform many operations in parallel at machine level. A typical microinstruction format has to take advantage of the inherent parallelism at the operation level.


A microinstruction is divided into k disjoint control fields. Each control field handles a limited set of microoperations, any one of which can be performed simultaneously with the microoperations specified by the remaining control fields. A control field often specifies control-line values for a single device such as an adder, a register, or a bus.

The design of an encoded microinstruction format with distinct groups can be stated as.

Organize the format into independent fields. Each field depicts a set of actions (control signals control signals from different fields can be activated simultaneously.

· Actions from fields are manually exclusive. only one action specified for a given field could occur at a time.


for a hypothetical machine, control signals can be grouped as shown below.




Field definition:

- 1 Register transfer 2 Memory Operation
- 3 Sequencing operation & ALU operation
- @ Register selection @ Constant

Mext figure shows how these control words or microinstructions could be arranged in a control memory. The microinstructions in each routine are to be executed sequentially. Each routine ends with a branch or jump instruction indicating where to go next. There is a special execute cycle routine whose only purpose is to signify that one of the machine instruction routines (AND, ADD and so on) is to be executed next, depending on the current opcode.



Microinstruction Sequencing (1)
A microprogram control anit can be viewed as
1) The control memory that stones the microinstruction (2) Sequencing circuit that controls the generation of the next address.
A micro-program sequenced attached to a control memory inputs certain lits of the microinstruction
from which it determines the neset address for control memory. A typical sequencer provides the following
1) Increment the present address for control
10000
2) Branches to an address as specified by the address field of microinstruction.
3) Branches to a given address if a specified status bit is equal to 1.
4) Transfer control to a new address as
Specified by an extendil source (7 1 1 1 200
Register) Has a facility for subroutine calls and returns. Depending on the comment
in the second se
a control memory address of the instruction register,
format of the address information in the
· Two address field
Single address field Variable format



The simplest approach is to provide two address field in each microinstruction. A multiplexer is provided to select

1 Address from the first address field.

@ Address from the second address field.

3 starting address based on the Opcode field of the current instruction.


The address selection signals are provided by a branch logic module whose input consists of control unit flags plus bits from the second control portion of the microinstruction.

Single add ress field


(3)

Two address approach is simple but it requires more bits in the microinstruction, with a simpley approach, we can have a single address field in the microinstruction with the following option for the next address.

- · Address field
- . Based on opcode in the instruction register.
- · Neset sequential address.



The address selection signals determine which option is selected. This approach reduces the number of address field to one. In most cases Cin case of sequential execution) the address field will not be used. Thus the microinstruction encoding does not efficiently utilize the entire microinstruction



In this approach there are two entirely & different microinstruction formats, one bit designates which format is being used. In the first format, the remaining bits are used to activate control signals.

In the second format, some bits drive the branch logic module, and the remaining bits provide the address. With the first format the next address is either the next sequential address or an address derived from the address or an address derived from the instruction register. With the second format instruction register with the second format either a conditional or unconditional branch is specified.