

I/O Subsystem & Peripherals


I/O System

I/O module is interface to CPU & memory with one or more peripherals

Functions of I/O module

- I/O of control & timing signal
- Communication with CPU
- Communication with peripherals
- Detection of errors

Internal block diagram of I/O module



Parallel

- parallel lines of signals
- data transfer rate is faster
- can be used for short communication
- less parallel lines required
- cheaper

Serial

- only one bit is transmitted at a time
- data rate transfer is slower
- can be used for short communication
- less parallel lines required
- cheaper

Types of communication systems

- ① Simplex - One way transmission
- ② Half Duplex - Connection between 2 terminals such that data may flow in one direction
- ③ Full Duplex - Connection between 2 terminals such that data may flow in both directions simultaneously

Types of data transfer techniques


- ① Programmed I/O - CPU has direct control over I/O sequence of operations to be carried out
- ② DMA - I/O module performs the said operation
- ③ Interrupt - CPU checks error status periodically
- ④ DMA - I/O module can transfer data directly without CPU intervention

I/O Module

Each computer device operates at a different speed

- It has different data format & different ports
- Speed of the I/O device is slower than the speed of processor
- An I/O module is used to interface the I/O device to the processor

Block diagram of I/O module



Data Register is used to store the data given by the I/O device to be forwarded to the processor or vice versa

Address Register is used to provide address of the I/O device to be accessed

Mode and Control Unit indicates the mode of operation for the I/O module as well as controls the transfer of data between I/O module and I/O device

60% I/O Processors

- It is an I/O processor
- It is available for use with the 8086/8088 central processor
- It uses same programming technique as 8086 for I/O operation, such as transfer of data from memory to a peripheral device


Features

- 8086 has very high speed DMA capability
- It has 1 MB address capability
- It is compatible with 8086/8088
- It supports 20 channels
- Peripheral compatible system interface
- Primary based communication with CPU

Types of data transfer techniques


- ① Programmed I/O - CPU has direct control over I/O sequence of operations to be carried out
- ② DMA - I/O module performs the said operation
- ③ Interrupt - CPU checks error status periodically
- ④ DMA - I/O module can transfer data directly without CPU intervention

Standardizing a bus



I/O addressing

- ① Memory mapped I/O - Data bus
- ② I/O mapped I/O - Data bus



Read Command is for I/O device

Write Command is for I/O device

I/O module is used to interface a device with system bus

Types of I/O

- ① Programmed I/O - CPU has direct control over I/O sequence of operations to be carried out
- ② DMA - I/O module performs the said operation
- ③ Interrupt - CPU checks error status periodically
- ④ DMA - I/O module can transfer data directly without CPU intervention

Types of data transfer techniques

- ① Programmed I/O - CPU has direct control over I/O sequence of operations to be carried out
- ② DMA - I/O module performs the said operation
- ③ Interrupt - CPU checks error status periodically
- ④ DMA - I/O module can transfer data directly without CPU intervention

Interrupts

CPU detects interrupt request from I/O module

- CPU identifies source of interrupt
- CPU and address of interrupt handling program
- PC and status word PCW saved on stack
- PC loaded with interrupt handler address
- execution of interrupt handler program
- execution of interrupt handler program
- execution of interrupt handler program



Each device may have an independent interrupt request line going up to CPU

Multiple devices may share the single I/O bus


CPU may be using shared interrupt using bus sharing

Types of interrupts

- Program interrupts
- Timer interrupts
- I/O interrupts
- Hardware failure
- Direct Memory Access
- I/O module can directly access read/write the memory using DMA

Interrupt driven and Programmed I/O require active operation of CPU hence transfer rate is limited as CPU is also busy doing the transfer operation

To solve this problem DMA is used



DMA transfer mode


- Single transfer mode
- Block transfer mode
- Burst transfer mode
- Random transfer mode

Bus

Group of wires, pins, signals, connection & having common function is called as bus

- One bus or connection that do the function of carrying data is called as data bus
- Bus or connection that do the function of carrying address is called as address bus
- Bus or connection that do the function of carrying control signal is called as control bus

Single bus structure



System bus consists of

- data bus
- address bus
- control bus

Operation of the bus


- obtain control of bus
- transfer data via bus
- send data

Multiple bus structures

- if a greater no. of devices are connected to the bus, performance will suffer due to bus contention
- in general more devices attached to bus, the greater will be the propagation delay
- the bus may contain a bottleneck at aggregate data transfer demand
- approach the complexity of bus
- bus can be solved to some extent by increasing data rate that bus can carry and the using under bus

Bus arbitration

- When many bus masters are connected to a single bus, there is bus contention
- To avoid this, we use bus arbitration
- The arbitration procedure used here prevents where there are more than one master requesting the access of bus
- The process of selecting master is called as arbitration
- Selection mechanism used to be in favour of priority bus
- arbitration
- arbitration
- arbitration



Bus arbitration

- When many bus masters are connected to a single bus, there is bus contention
- To avoid this, we use bus arbitration
- The arbitration procedure used here prevents where there are more than one master requesting the access of bus
- The process of selecting master is called as arbitration
- Selection mechanism used to be in favour of priority bus
- arbitration
- arbitration
- arbitration


Bus sharing

Simple arbitration scheme

- requires bus for control signal
- additional device can easily be added
- priority is used and cannot be changed
- if master is generating bus request at a high rate, then rest of master may not get bus sometimes

Priority

- priority can be changed
- by changing sequence of generation of addresses
- bus control line
- Transfer one of master cannot offer other master on bus
- Disadvantage
- polling requires more control line
- Master no. of master to be connected to bus is restricted by poll count which with a master
- poll count limit, we can have a master




Types of interrupts

- Program interrupts
- Timer interrupts
- I/O interrupts
- Hardware failure
- Direct Memory Access
- I/O module can directly access read/write the memory using DMA

Interrupt driven and Programmed I/O require active operation of CPU hence transfer rate is limited as CPU is also busy doing the transfer operation

To solve this problem DMA is used



DMA transfer mode


- Single transfer mode
- Block transfer mode
- Burst transfer mode
- Random transfer mode

Interrupt types

Interrupt mechanism by which an I/O device or instruction can suspend the normal execution of processor and get itself executed

Types of interrupts

- Maskable / Non maskable interrupt
- Vectored / Non vectored interrupt
- Edge triggered / Level triggered interrupt
- Software / Hardware interrupt



Maskable / Non maskable interrupt

- Interrupt that can be masked (disabled) or unmasked (enabled) by programmer is called as maskable interrupt
- Interrupt that cannot be masked is called as non maskable interrupt

Vectored / Non vectored interrupt


- If I/O address of interrupt is to be taken from interrupting source itself, then it's called as non vectored interrupt
- If I/O address of interrupt is to be taken from interrupting source itself, then it's called as vectored interrupt

Edge triggered / Level triggered interrupt

- If interrupt is generated by a single edge of a signal, then it's called as edge triggered interrupt
- If interrupt is generated by a level of a signal, then it's called as level triggered interrupt


Software / Hardware interrupt

- If interrupt is generated by a software instruction, then it's called as software interrupt
- If interrupt is generated by a hardware signal, then it's called as hardware interrupt







I/O System

- I/O module is interface to CPU & memory with one or more peripherals
- Functions of I/O module
 - Issue of control & timing signal
 - Communication with CPU
 - Communication with peripherals
 - Detection of error



I/O Module


- Need of I/O module
- Each output device operates at a different speed
- It has different data format & different protocol
- Most of the I/O devices are slower than the speed of processor
- An I/O module is used to interface the I/O device to the processor.



Interrupt processing

CPU takes following steps to response to an interrupt

- CPU identifies source of interrupt
- CPU find address of interrupt handling program
- PC and status word PSW is saved on stack
- PC loaded with interrupt handler, this will transfer control to interrupt handler program
- execution of interrupt handler proceeds until returned instruction is encountered, which transfer control back to interrupt program



Independent request line

Software Pole


Vectored interrupt using Daisy Chaining

Bus Arbitration (Vector) using 8259

Subroutine call

Types of interrupts

- Program interrupts
- Timer interrupts
- I/O interrupts
- Hardware failure
- DMA
- Direct Memory Access
- I/O module can directly access (read & write) the memory using DMA




Bus

group of wires, pins, signals, connection having common function is called as bus

Bus

- one Bus or connection that do the function of carrying data is called as data bus
- Bus or connection that do the function of carrying address is called as address bus
- Bus or connection that do the function of carrying control signal is called as control bus
- The 3 buses together are called as system bus



Operation of the bus

- obtain control of bus
- transfer data via bus
- obtain control of bus
- makes a request to other module over the appropriate control lines & address lines
- it must then wait for requested module to send data

Multiple Bus Hierarchies

- if a greater no of devices are connected to the BUS, performance will suffer due to
- in general more devices attached to BUS, the greater will be the propagation delay
- the bus may contain a bottleneck as aggregate data transfer demand approaches the capacity of BUS
- bus can be solved to some extent by increasing data rate that BUS can carry and by using wider buses

Bus Arbitration

- When many bus-master are connected to a single one, there is bus congestion
- To avoid this pb, we use bus arbitration
- The arbitration procedure comes into picture whenever there are more than one processor requesting the services of bus
- The process of selecting processor is called as arbitration
- Selection mechanism must be based on fairness or priority basis
- 3 representation
 - Daisy chaining
 - Polling
 - Independent Arbitration

Parallel

- parallel lines of 8/16/32 bits, hence slower are transmitted
- data transfer rate is faster
- used talk possible
- cannot be used for distant communication
- more parallel hardware is required
- costlier

Serial

- only one bit is transmitted at a time
- data rate transfer is slower
- crosstalk not possible
- can be used for distant communication
- less parallel I/O required
- cheaper

8086 I/O Processor

It is an I/O Processor

- It is available for use with the 8086/8088 general processor
- It uses same programming technique as 8087 for I/O operations such as transfer of data from memory to a peripheral device

Features

- 8089 has very high speed DMA capability
- It has 1 MB address capability
- It is compatible with 16/32 bit processors
- It supports local mode & remote mode I/O processing
- 8089 allows mixed interface of 8 & 16 bit peripherals to 8 & 16 bit processor buses
- It supports 2 I/O channels
- Multiple compatible system interface
- Primary based communications with CPU


Types of data transfer techniques

Polling

- It is a mechanism wherein the processor checks each & every device for it needs a service or not

① **Programmed I/O**

- CPU has direct control over I/O
- sequence of operations to be carried out
- CPU requests for I/O operation
- I/O module performs the said operation
- I/O module updates the status bits
- CPU checks these status bits periodically
- Neither CPU nor I/O module knows when data transfer is complete or not
- CPU may wait for the data to be complete or may continue its own task



Types of communication systems

① **Simplex**

- One way transmission
- Connection exists such that data transfer takes place only in one direction
- No possibility of data transfer in other direction
- System A is transmitter & System B is receiver only

② **Duplex**

- Two way transmission
- Half Duplex
 - Connection between 2 terminals such that data may travel in both directions but transmission direction is not known at a time
 - This indicates that line has to turn around after communication is complete in one direction
- Full Duplex
 - Connection between 2 terminals such that data may travel in both directions simultaneously
 - So it will contain two way transmission or two way transmission at a time

Daisy Chaining

Adv:

- simple arbitration scheme
- requires very few control signals
- additional devices can easily be added

Disadv:

- priority is wired and cannot

be changed

- could be a problem of starvation
- if master 1 is generating bus request at a high rate, then rest of masters may not get bus sometimes

Polling

Adv:

- priority can be changed
- by changing sequence of generation of addresses

on poll count line

- Failure one of master cannot affect other masters

Disadv:

- polling requires more control line
- Max no. of master to be connected to bus is restricted by poll count lines with n poll count lines, we can have max 2^n masters

Element of Bus Design

Bus Type → dedicated
→ multiplexed

Method of Arbitration

- centralized
- distributed

Timing

- Synchronous
- Asynchronous

Bus Width

- Address Bus Width
- Data Bus Width

Data Transfer type

- Read
- Write
- Read modified write
- Read after write
- Block

Interrupt

Interrupt

- mechanism by which an I/O device or instruction can suspend the normal execution of processor and get itself serviced

ISR

- interrupt service routine
- small program or routine that when executed

services, the corresponding interrupt source is called an ISR.

Vectored/Non Vectored Interrupt

- If ISR address of interrupt is to be taken from interrupting source itself, then it's called as non vectored interrupt else vectored interrupt

Maskable/Non maskable Interrupt

- Interrupt that can be marked (disabled) or unmasked (enable) by programmer is called as maskable interrupt else non maskable interrupt

Sources of interrupt



H/W Interrupt

- pin is given on processor
- maskable / non maskable

S/W interrupt

- an instruction is given in the instruction set of processor
- mostly non maskable & may have lower priority

- vectored or non vectored

- of 8086 are NMI & INTR

- Vectored

- of 8086 are INTn where n is any value from 00H to FFH

Interrupt handling

- at the end of each instruction cycle the 8086 checks to see if any interrupt have been requested.

- Therefore, whenever interrupt occurs, it won't immediately checked by microprocessor

- Microprocessor first complete execution of current instruction & then checks for an interrupt