


## Processor Organization & Architecture

### Von Neumann Archt. Harvard Archt.



- single mem. to be shared by both code & data
- processor need to fetch code in separate clock cycle & data in another clock cycle  $\Rightarrow$  request 2 clock cycles
- high speed  $\Rightarrow$  less time consuming
- simple design

- separate mem. to be shared by both code & data
- single clock cycle is sufficient as separate buses are used to access code & data
- slower speed  $\Rightarrow$  more time consuming
- complex design

### Instruction Register (IR)

- use to hold current instructions
- contents of IR available to CU which generates timing signal that control various processing elements involved in executing the instructions

### Program Counter (PC)

- always contains address of next instruction to be executed

### Stack pointer (SP)

- used to point to the top activation record on the runtime stack
- runtime stack contains the activation record for each function that is currently unfinished in the program

### Accumulator (AC)

- general purpose register
- specifically used to accumulate result of the currently running instructions.

### Memory Address Register (MAR)

- handles data transfer between main memory & processor
- holds the address of main memory to or from which data is to be transferred

### Memory Data Register (MDR)

- handles data transfer between main memory & processor
- contains the data to be written into or read from addressed word of main memory

### Addressing Modes

- $\neq$  ways in which the location of an operand can be specified in an instruction

- Immediate Mode
- Base with index
- Base with register
- Register mode
- Relative
- Absolute mode
- Auto increment
- Auto decrement
- Index Mode

### CPU Ao

- divided in 4 parts:

- 1) Register
- 2) ALU
- 3) Interrupt Control
- 4) Timing & Control Circuitry

### Instruction Format

- consist of PITO
- scratchpad memory  $\rightarrow$  store data & address of memory
- archit. of micro computer depends on no. & types of registers used in microprocessor
- Register are classified
  - 1) temporary registers
  - 2) general purpose R
  - 3) special purpose R

### Reverse Polish Notation

- an instruction is normally made up of a combination of an op-code and some ways of specifying an operand by its location or addressing memory


Op code | mode | Address or operand

### Reverse Polish Notation

- postfix notation
- method for representing expression in which the operator symbol is placed after arg. being operated on
- eg:  $5: 2 \div 3$

### Instruction cycle

- program in the memory unit of computer consists of a sequence of instructions.
- instructions are executed by processor by going through a cycle for each instruction.



### Application of microprogramming

- in realization of control unit
- in OS
- in high level language support
- in microdiagnostics
- in user tailoring
- in emulation

### Pipeline Processing

- pipeline: divide the execution of instructions into multiple steps
- overlap the exec. of  $\neq$  instructions into  $\neq$  stages.

### non pipeline

- 1) single cycle implementation
- the cycle time depends on the slowest instructions


### II) Multicycle implementation

- divide the execution of instructions into multiple steps
- each instruction may take variable No. of steps (clock cycle)

### Asynchronous & Synchronous linear pipelining


#### I) Asynchronous Pipeline

- all transfer simultaneously
- one task / operation enter pipeline / cycle
- processor reservation table  $\rightarrow$  diagonal



#### II) Synchronous Pipeline

- Transfer performed when individual processors are ready
- Handshaking protocols between processors
- Mainly used in multiprocessor systems with message-passing



### Pipeline Hazards

- Instruction Hazards occur when instructions need and write register that are used by other instructions
- 1) Structural Hazard (Resource conflict)

- These hazards are caused when two instructions access the memory at the same time

#### II) Data Hazards (Data dependency)

- The hazard arises when an instruction depends on the result of a previous instruction but the result is not yet available

#### III) RAR Hazard (Control hazard)


- RAR Hazard occurs when two instructions, both read from the same register. This hazard does not cause a problem for the processor because reading a register does not change register's value

### Pipeline Stalls


- The hardware inserts a special instruction  $\rightarrow$  NOP
- hardware interlocks  $\leftarrow$  method

- Instruction
- Fetch
- Decode
- Execute
- Write
- Clock

### Pipeline



- Instruction
- Fetch
- Decode
- Execute
- Write
- Clock



### Fetch Instruction

- instructions  $\rightarrow$  fetched from memory
- a temporary buffer before it gets executed

### Decode instruction

- instruction decoded by CPU so that the necessary opcodes & operands can be determined

### Calculate operand


- It is based on addressing scheme used, either operands are directly provided in the instructions or the effective address has to be calculated

### Execute instruction

- The instruction can now be executed

- Write operand
- Once the instruction executed, result from execution needs to be stored or return back to the memory.

### Six stage Instruction Pipeline



### Interrupt Cycle

- in instruction cycle, interrupt cycle is the first part
- occurs at random times during the execution of a program in response to signal from hardware

### Type

- Interrupt the CPU & OS kernel
- Signal the OS kernel & OS process

### Fetch Cycle

- CPU fetch some data or instructions from main memory then store it into its internal memory  $\rightarrow$  register
- $\Rightarrow$  fetch cycle