Design of control unit



Micro programmed Hardwired implementation implementation.


Hardwired control unit is implemented as a sequential logic circuit or a finite state machine that generates a specific sequence of control signals to execute an instruction,

In microprogrammed control unity microinstructions are stored in a special memory called control memory. In response to a machine instruction a set of micro instructions are executed: Each micro-instruction generates a set of control signals. Execution of mioro-

program(a set of micro-instruction)

resembles execution of a conventional program

Hardwired control;



Handwired control unit uses a fixed logic to interpret an instruction and generate appropriate control signals. While designing a control unit we have to consider various factors like.

- 1 Amount of handware used.
 - 2) The speed of operation.
 - 3 cost of design.

Four techniques to design hardwired control unit


- O state table method: It is a classical method of sequential direct design. It attempts to minimize the amount of hardware.
- Delay element method: It is heuristic method based on the use of clocked delay element CD-flipflop) for control signal timings
- 3 Sequence counter method: It uses counter for Himing purposes.
- 9 PLA method: It coses programming logican
 state Table method: start with the construction

of state transition table. In every state the control unit generates a set of control signals.

control unit transmits from one state to another state depending on its;

1) current state

1 Input to the controller



Initially load multiplicand in M and multiplier in & register chandles carry if any during addition, Initially, registers and Ac are cleared and the Sequence counter register count is set to n, which is equal to humber of bits in the multiplier, which is equal to humber of bits in the multiplier,

Meset we enter a loop that keeps forming the partial products. The multiplier bit & o is checked, and if it is equal to 1, multiplicand M is added and if it is equal to 1, multiplicand M is added to Ac. Any carry from addition is transferred to c. The counter is decremented by 1 and c. The counter is decremented by 1 and register C, Ac, & are then shifted once to the right to obtain a new partial product.

Flowchart given in fig (1) is redrawn in fig (2).


aperations mentioned in state S1 of fig (1)

cannot be processed in parallel and hence
they have been seperated as shown in

fig (2), control anit is as shown in fig (3)

control specification: In each state, the control unit generates a set of control signals required to perform operations related to the state

- · Multiplication starts after receiving the control signal Begin in state o
- and c. Multiplicand is loaded in register M through in his using control signal Co



· In state 52, control signal Ci is used to load multiplier in register & strough in bus.

· In state 53, sequence counter register is loaded with initial count (number of bit in multiplier)

through in bue. control signal (10 is used.

· In state 54, operation

is performed using control signals CG, (7, C8, Carry ocut is boaded in register Gusing the control signal Cq. Sequence counter register control signal Cq. Sequence counter register is decremented by 1 using control signal C11

· In state Sy counter is decremented by 1 using control signal Cil


· In state S5, C, AC, B registers are shifted right by 1 bit using the control signal 2.

On completion of multiplication, the control unit

enters state SG and them state Sy-Result of multiplication is sent atmough occitous using control signals Cy and Cs.

Control	operations.
control.	
Begin	Beginning of multiplication operation its activated on execution of a multiplication operation
	This is the LSB of multiplier. This determines whether add (AC + AC+1M) and shift will be performed or a simple shift will be sufficient

control signals	operations (
Count	for a n-bit number, multiplication requires n cycles, After n-cycles signal count will become o
Co	Transfer multiplicated on input bus to
CI	Transfer multiplier on input bus to g
CZ	Right shift CAC, & registers.
C3	clear Ac and CCamy) registers.
C4	Transfer Ac to output bus.
C5	Transfer & to output bus
C6	Transfer M to adder for addition
C7	Transfer Ac to adder for addition
	Transfer adder output to AC
cg	Transfer carry-out from addition to
	c-register.
CIO	transfer initial count value from
	input bus to counter register.
CII	perrement ounter.



Scanned by CamScanner

Delay - element Method

The control signals from the control unit are activated in proper sequence.

of two groups of consecutive control signals.

· A sequence of delay element can be used to generate control signals one after the other.

elements are implemented by D flip flops and controlled by a common clock signal.

Rules for delay elements:


A control unit using delay elements can be constructed directly from the flowchart that specifies required control signal sequences.

· Every state requires a delay element

The signals that activate same control signals, are ored to get one common output signal.

when n lines in the flowschart mange to a common point them these lines are connected to an 'n'input OR Gate.

· A decision box can be implemented by two





Fig() Decision Box A=1 A=0


Scanned by CamScanner

it is the olp of Delay

element







Control signals are generated in a sequence. In each time slot, control signals are generated to perform the operation specified in the corresponding step. All time slots are kept of equal duration. The control unit may be based on the case of a counter driven by a clock signal CLK. Control signals are uniquely determined by the following information:

- 1) contents of the control step counter
- 2) Contents of the instruction register
- 3) contents of the condition code and other status flags.

- by the instruction loaded in IR is decoded by the instruction decodor.
- · If IR is 8 bit them Instruction decoder generates 2k ie 256 lines, one for each instruction
- one line amongest all output wines of decoder is set to 1.
- signal clime for each step or time slot in a control sequence.

 All the time slots are kept of equal dimetion.
- Instruction decoder , step decodor, status flags, condition codes provide input to encoder.
- encodor uses these inputs to generate individual control signal.
- · After execution of each instruction it generates END signal.
- · This signal resets the control step counter and makes it ready for generation of control step for neset instruction.