Memory Organization



Internal Memory: Internal memory in a computer is required for execution of a program. Internal memory is a form of semiconductor random access memory. There are two basic forms of semiconductor memories.

- 1 SRAM Static RAM
- @ DRAM Dynamic RAM.

SRAM is faster, more expensive and less dense than DRAM

SRAM is used for cache momory. DRAM is used for main memory

A cache or cache memory is an area of computer memory that is used for temporary storage of data and can be accessed more quickly than the main memory

- Characteristics of momenty system:

 Storage Capacity: It is a representative of the size of the memory. The size of internal memory can be expressed in terms of number of words or bytes.
- · Unit of Transfer: Unit of transfer is defined as the number of bits read or written in a single read or write operation for moin momory and internal memory, the normal unit of transfer of information is equal to the world with of process

Infact it depends on number of data lines in the system bus.

- · Access Modes: Memory is considered to consists of various memory locations. The information from memory devices can be accessed in the following ways.
 - · Random access
 - · s equential access
 - · pirect access
 - · Associative access.
- Access Time: The access time is the time required between the request made for operation. (read or write) and the time the data is made available or written at the requested location. The access time depends on the physical characteristics and access mode used by the device.
- · Permanence of storage: It is possible to lose information by the memories over a period of time. There could be several reasons for losing stored information.

 These are dynamic storage, volatile, hardware failure, destructive readout:

There are some memories CDRAM) where the stored 1' loses its strength to become 10' over a period of time. This kind of memory requires refreshing.

The memories which require refreshing are known

Scanned by CamScanner

The memories which do not require refreshings

- equel to access time except the ones in which destructive readout is encountered or a refreshing cycle is needed prior to next read.
- · Data Transfer Rate: The amount of information transferred per unit time is known as data transfer rate: It is measured in bits/second.
- · Physical characteristics: A variety of physical types of memories are in use. The most common today are

 Semiconductor memory using VLSI technology.

 Magnetic Surface memory used for disk + tape

Several physical characteristics of data storage are important. In a volatile momory, information decays naturally or is lost when electrical power is switched off.

In a nonvolatile memory, information once recorded remains intact.


ragnetic surfuee memories are nonvolatile semicondudor memory may be either volatile or nonvolatile.





Type of memory	Access	Permanence of storage	Physical nature of storage
Semiconductor memories	Random	volatile	Electronic
· Magnetic disk	Direct	Mon-volatile	Magnetic
. Magnetic tape		Non-volatile	Magnetic
· Compact disk Rom	Direct	Mon-volatile	optical

Memory Hierarchy



Memory in computer is required for storage and subsequent netrieval of instructions or data. A memory system of a computer must be able to keep up with the cpu. That is as the cpu is executing instructions, it should not wait for the operands or instructions to be read from the memory. For preutical system the cost of the memory must be reasonable

A memory system has three basic characteristics

- · cost per bit
- · capacity
- · Access time


There found to be a trade-off among the three characteristics of momory. The Pollowing relationship hold!

- · Smaller access time, greater cost per bit
- · Greator capacity, smaller cost per bit
- · Greater capacity, greator access time.

A typical memory hierarchy is as shown. As we move from top to bottom. The following occurs

- · Decreasing cost perbit
- · Increasing capacity
- · Increasing access time
- · Decreasing frequency of access of the momning

The memory hierarchy will work only if the frequency of access to slower memories is significantly less than the faster



A RAM IC showing its major external connections A typical RAM IC is shown in fig A RAM IC contains all required access circuitry, including address decodors, drivers and control circuits.

- · Fig shows a 2" XW bit RAM IC.
- · m-bit address lines can be used to select a word
- There are 2 words in RAM
- · Each word is of W bits
- · If RIW control line is 1 then the data stored at an address selected by address A is read
- · If RIW control line is O them a new data is written at an address selected by address A,
- · Data to be conitten is sent on data
- lines (Do Dw-1)
 Select signal CS (chip select) is required to be active for any operation on RAM chip.

16KX8 memory chips are used to construct 64KX16 momory;

i) Find how many chips will be needed?

ii) Draw block diagram showing connections of chips to address lines.

solution;

· word size is being increased from 8 bits to

· Number of words being increased form 16kto64

.. Number of chips required = 64K x 16 bits
16K 8 bits

= g chips.


Number of address lines in system bus = 109,64K

$$= \log(2^{6} \times 2^{10}) = 16$$

number of address clines required by 16KX8 memory chip = 109(16KX)

word size is of 16 bit so two memory chips will be required (each of 8 bits)

16-14 =02,02 lines are required fer decoder (2x4 decoder)




How many 128 bytes RAM chips are required to 9 provide a momory of 2048 bytes ? show the details of connections, clearly indicating address, data and decoder configuration.

solution:

Number of address lines in system bus = log 2048 Number of address lines in chip=log128=7 = 11

Number of chips required = 2048 = 16 (Here wordsize of



pesign a 4 1 ×16 memory unit, using 256KXI memory chips. Explain in detail assumptions made while designing the system. solution: · Word size is increased from 1 bit to 16 bit iso such 16 chips will be required in a row · Number of words is being increased from 25 6 k to 4 m · Number of chips required = 4 M x 16 bits 4x2 xx 16×16 =256 · Number of address lines in system bus = log of M = 10g(4×20) · Number of address lines required in memory chip= log 256 K = log_(28x2) | 4 dines for decoder Ropinsare one row lechies connected together such 16 rows. 256KXI RAD 256KKI 29M we pinsare connected address address -baether. 18 CS WRRD CS WR RD 256 KX 1 RAM address address CS WRRD CS WR RP 256KKIRATO 256 KKIRAN address CS WR RD CS WR RD 16 Costa)

A computer uses RAM chips of the 1024x1 capacity. How many chips are needed and how should their address lines be connected to provide a momory capacity of 1024 bytes.

-word size is increased from 1 bit to byte. s memory chips of 1024 ×1 capacity are

connected in a row as shown.

