

Control Unit Design


the architecture & organization



- The Archt. is divided into different groups
 - Registers
 - ALU
 - Interrupt Control
 - Timing and Control Circuitry
- It consists of PIP0 registers
 - ALU known as scratch pad memory. It stores data and address of memory.
 - Register organization affects the length of program and simplification of the program.
 - For better performance, no. of registers should be large.
- The archt. of microcomputer depends on the number and type of the registers used in microprocessor.
 - It consists of 8 bit & 16 bit registers.
 - The register section varies from microprocessor to microprocessor.
 - The registers are used to store the data and address.
- Registers are classified as
 - Temporary Registers
 - General Purpose Register
 - Special Purpose Register

Register Section

I/P



O/P

- Arithmetic & Logic Unit**
 - It processes data to perform arithmetic and logic operations.
 - It performs arithmetic operations like addition, subtraction, and logical operations like ANDing, ORing, XORing, etc.
 - ALU is controlled by timing and control unit.
 - Not available to user.
 - Accepts operand from memory or register.
- Interrupt Control**
 - It accepts different interrupt request signals.
 - When a valid interrupt request is present it informs control logic to take action in response to each signal.
- Timing & Control Circuitry**
 - It is a control section of microprocessor made up of synchronous sequential logic circuit.
 - It controls all internal and external circuits.
 - It operates with reference to clock signal.
 - The basic operation of a microprocessor is done by this unit.
 - It synchronizes all the data transfer.

Basic Instruction Cycle

It is a representation of the states that the computer or the microprocessor performs when executing an instruction.

It consists of 2 main steps

- Fetch operation in Fetch Cycle
- Execute operation in Execute Cycle

Also Interrupt Cycle to check interrupts

Fetch Cycle

Execute Cycle

Interrupt Cycle

Check for interrupt present (interrupt)

Fetch Cycle operations

- Program Counter holds address of next instruction to fetch, hence the CPU (processor) fetches instruction from memory location pointed to by PC.
- It is done by providing the value of the PC to MAR and giving read control signal to the memory. On this the memory provides the value in the given address (which is the instruction) to MBR.
- The PC value has to be incremented to point to the next instruction. (Sometimes the value of PC may have to be completely changed in case of some special instructions called as Branching Instructions).
- The instruction is loaded into IR from MBR.
- Finally the processor interprets or decodes the instruction. The processor performs required operation in the execute cycle.

Execute Cycle Operation

- Transfer of data between processor and memory or between processor and I/O device.
- Processing of data like binary arithmetic or logical operations on data.
- Change of the sequence of operation i.e. Branching Instructions.

Interrupt Cycle Operations

- Suspend the execution of current program under execution.
- Save the context of the current program.
- Set the PC value to start address of interrupt handler routine, also called as Interrupt Service Routine.
- Interrupt Service Routine is a small program which when executed, services the interrupting source.
- Process the Interrupt Service Routine (ISR) and then
- Restore the context and continue execution of the interrupted program.

Detailed Instruction Cycle

Instruction

Instruction decoder

Operand address calculation

Data op

Operand address calculation

Interrupt check

Interrupt

Instruction complete, look next instruction

Return for saving of state data

No interrupt

Instruction

Instruction decoder

Operand address calculation

Data op

Operand address calculation

Interrupt check

Interrupt

Instruction complete, look next instruction

Return for saving of state data

No interrupt

Instruction

Instruction decoder

Operand address calculation

Data op

Operand address calculation

Interrupt check

Interrupt

Instruction complete, look next instruction

Return for saving of state data

No interrupt

Instruction

Instruction decoder

Operand address calculation

Data op

Operand address calculation

Interrupt check

Interrupt

Instruction complete, look next instruction

Return for saving of state data

No interrupt

Instruction

Instruction decoder

Operand address calculation

Data op

Operand address calculation

Interrupt check

Interrupt

Instruction complete, look next instruction

Return for saving of state data

No interrupt

Instruction

Instruction decoder

Operand address calculation

Data op

Operand address calculation

Interrupt check

Interrupt

Instruction complete, look next instruction

Return for saving of state data

No interrupt

Instruction

Instruction decoder

Operand address calculation

Data op

Operand address calculation

Interrupt check

Interrupt

Instruction complete, look next instruction

Return for saving of state data

No interrupt

Instruction

Instruction decoder

Operand address calculation

Data op

Operand address calculation

Interrupt check

Interrupt

Instruction complete, look next instruction

Return for saving of state data

No interrupt

Instruction

Instruction decoder

Operand address calculation

Data op

Operand address calculation

Interrupt check

Interrupt

Instruction complete, look next instruction

Return for saving of state data

No interrupt

Instruction

Instruction decoder

Operand address calculation

Data op

Operand address calculation

Interrupt check

Interrupt

Instruction complete, look next instruction

Return for saving of state data

No interrupt

Instruction

Instruction decoder

Operand address calculation

Data op

Operand address calculation

Interrupt check

Interrupt

Instruction complete, look next instruction

Return for saving of state data

No interrupt

Instruction

Instruction decoder

Operand address calculation

Data op

Operand address calculation

Interrupt check

Interrupt

Instruction complete, look next instruction

Return for saving of state data

No interrupt

Instruction

Instruction decoder

Operand address calculation

Data op

Operand address calculation

Interrupt check

Interrupt

Instruction complete, look next instruction

Return for saving of state data

No interrupt

Instruction

Instruction decoder

Operand address calculation

Data op

Operand address calculation

Interrupt check

Interrupt

Instruction complete, look next instruction

Return for saving of state data

No interrupt

Instruction

Instruction decoder

Operand address calculation

Data op

Operand address calculation

Interrupt check

Interrupt

Instruction complete, look next instruction

Return for saving of state data

No interrupt

Instruction

Instruction decoder

Operand address calculation

Data op

Operand address calculation

Interrupt check

Interrupt

Instruction complete, look next instruction

Return for saving of state data

No interrupt

Instruction

Instruction decoder

Operand address calculation

Data op

Operand address calculation

Interrupt check

Interrupt

Instruction complete, look next instruction

Return for saving of state data

No interrupt

Instruction

Instruction decoder

Operand address calculation

Data op

Operand address calculation

Interrupt check

Interrupt

Instruction complete, look next instruction

Return for saving of state data

No interrupt

Instruction

Instruction decoder

Operand address calculation

Data op

Operand address calculation

Interrupt check

Interrupt

Instruction complete, look next instruction

Return for saving of state data

No interrupt

Instruction

Instruction decoder

Operand address calculation

Data op

Operand address calculation

Interrupt check

Interrupt

Instruction complete, look next instruction

Return for saving of state data

No interrupt

Instruction

Instruction decoder

Operand address calculation

Data op

Operand address calculation

Interrupt check

Interrupt

Instruction complete, look next instruction

Return for saving of state data

No interrupt

Instruction

Instruction decoder

Operand address calculation

Data op

Operand address calculation

Interrupt check

Interrupt

Instruction complete, look next instruction

Return for saving of state data

No interrupt

Instruction

Instruction decoder

Operand address calculation

Data op

Operand address calculation

Interrupt check

Interrupt

Instruction complete, look next instruction

Return for saving of state data

No interrupt

Instruction

Instruction decoder

Operand address calculation

Data op

Operand address calculation

Interrupt check

Interrupt

Instruction complete, look next instruction

Return for saving of state data

No interrupt

Instruction

Instruction decoder

Operand address calculation

Data op

Operand address calculation

Interrupt check

Interrupt

Instruction complete, look next instruction

Return for saving of state data

No interrupt

Instruction

Instruction decoder

Operand address calculation

Data op

Operand address calculation

Interrupt check

Wilkie's Microprogrammed Control Unit

- Proposed by Wilkie's in 1952
- In this, microinstruction has 2 major components
 - Control Field
 - Address Field

$C_0, C_1, C_2, \dots, C_{n-1}$	$A_{n-1}, A_{n-2}, \dots, A_1, A_0$
---------------------------------	-------------------------------------

Attribute	Hardwired Control	Micro-programmed Control
Speed	Fast	Slow
Cost of implementation	More	Cheaper
Implementation Approach	Sequential circuits	Programming
Flexibility	<ul style="list-style-type: none"> - Not flexible - Difficult to modify for new instruction 	<ul style="list-style-type: none"> - Flexible - New machine instructions can easily be added
Ability to handle complex instruction	Difficult	Easier
Design process	Complicated	Systematic
Decoding & Sequencing Logic	Complex	Easy
Applications	RISC μp	CSIC μp
Instruction set size	Small	Large
Control Memory	Absent	Present
Chip area required	Less	More