

Preface

Dear students,

I am extremely happy to present the book of "Computer Organization and Architecture" for you. I have divided the subject into small chapters so that the topics can be arranged and understood properly. The topics within the chapters have been arranged in a proper sequence to ensure smooth flow of the subject.

A large number of solved examples have been included. So, I am sure that this book will cater all your needs for this subject.

I am thankful to Shri. Pradeep Lunawat and Shri. Sachin Shah for the encouragement and support that they have extended. I am also thankful to the staff members of Tech-Max Publications and others for their efforts to make this book as good as it is. We have jointly made every possible efforts to eliminate all the errors in this book. However if you find any, please let us know, because that will help me to improve further.

I am also thankful to my family members and friends for patience and encouragement.

I (Harish Narula) would also like to thank my Guruji Shree Swami Satyanandji Maharaj for his blessings and Mrs. Khushboo Narula for her encouragement.

For any queries please mail on : harish@harishnarula.com

Author

Syllabus

Mumbai University
Revised syllabus (Rev-2016) from Academic Year 2017-18
Computer Organization and Architecture

Course Code	Course Name	Credit
CSC403	Computer Organization and Architecture	4

Course Objectives :

1. To have a thorough understanding of the basic structure and operation of a digital computer.
2. To discuss in detail the operation of the arithmetic unit including the algorithms & implementation of fixed-point and floating-point addition, subtraction, multiplication & division.
3. To study the different ways of communicating with I/O devices and standard I/O interfaces.
4. To study the hierarchical memory system including cache memories and virtual memory.

Course Outcome : At the end of the course student should be able-

1. To describe basic structure of the computer system.
2. To demonstrate the arithmetic algorithms for solving ALU operations.
3. To describe instruction level parallelism and hazards in typical processor pipelines.
4. To describe superscalar architectures, multi-core architecture and their advantages.
5. To demonstrate the memory mapping techniques.
6. To Identify various types of buses, interrupts and I/O operations in a computer system

Prerequisite : Digital Logic Design and Application

Sr. No.	Module	Detailed Content	Hours
1.	Introduction	<p>Overview of Computer Architecture & Organization</p> <ul style="list-style-type: none">• Introduction• Basic organization of computer• Block level description of the functional units. <p>Data Representation and Arithmetic Algorithms :</p> <ul style="list-style-type: none">• Integer Data computation: Addition, Subtraction, Multiplication: unsigned multiplication, Booth's algorithm.• Division of integers: Restoring and non restoring division• Floating point representation. IEEE 754 floating point number representation.• Floating point arithmetic : Addition, Subtraction, Multiplication, Division. <p>(Refer chapter 1)</p>	08
2.	Processor Organization and Architecture	<ul style="list-style-type: none">• Von Neumann model, Harvard Architecture• Register Organization, Instruction formats, addressing modes, instruction cycle. Instruction interpretation and sequencing.• ALU and Shifters• Basic pipelined datapath and control, Data dependences, data hazards, Branch hazards, delayed branches, branch prediction	10

Sr. No.	Module	Detailed Content	Hrs
		• Performance measures – CPI, speedup, efficiency, throughput and Amdahl's law. (Refer chapter 2)	08
3.	Control Unit Design	• Hardwired control unit design methods: State table, delay element, sequence counter with examples like control unit for multiplication and division • Microprogrammed control Unit: Microinstruction sequencing and execution. Micro operations, Wilkie's microprogrammed Control Unit. Examples on microprograms. (Refer chapter 3)	12
4.	Memory Organization	• Classifications of primary and secondary memories. Types of RAM (SRAM, DRAM, SDRAM, DDR, SSD) and ROM, Characteristics of memory. Memory hierarchy: cost and performance measurement. • Virtual Memory: Concept, Segmentation and Paging, Address translation mechanism. • Interleaved and Associative memory. • Cache memory Concepts, Locality of reference, design problems based on mapping techniques. Cache Coherency, Write Policies . (Refer chapter 4)	06
5.	I/O Organization and Peripherals	• Common I/O device types and characteristics • Types of data transfer techniques: Programmed I/O, Interrupt driven I/O and DMA. • Introduction to buses, Bus arbitration and multiple bus hierarchy • Interrupt types, Interrupts handling (Refer chapter 5)	08
6.	Advanced Processor Principles	• Introduction to parallel processing, Flynn's Classification • Concepts of superscalar architecture, out-of-order execution, speculative execution, multithreaded processor, VLIW, data flow computing. • Introduction to Multi-core processor architecture. (Refer chapter 6)	08

Computer Organization & Archi. (MU-Sem 4-CSE) 1		Table of Contents
Article A : Pre-requisites	A-1 to A-13	
Syllabus : Basic combinational and sequential logic circuits, binary numbers and arithmetic, basic computer organizations.		
<ul style="list-style-type: none"> ✓ Syllabus Topic : Binary Numbers, Basic Computer Organizations A-1 A.1 Binary Number System A-1 A.1.1 Conversion from Decimal to Binary A-1 A.1.2 Binary to Decimal A-2 ✓ Syllabus Topic : Binary Arithmetic A-2 A.2 Binary Arithmetic A-2 A.2.1 Binary Addition A-3 A.2.2 Binary Subtraction A-3 A.2.3 Positive and Negative Numbers A-4 A.2.3.1 Signed Magnitude Representation A-4 A.2.4 Use of Complements to Represent Negative Numbers A-4 A.2.4.1 1's Complement Method of Subtraction A-4 A.2.4.2 2's Complement Method for Subtraction A-5 A.3 Binary Multiplication A-6 A.3.1 Binary Division A-7 A.4 Basic Logical Operations A-7 A.4.1 NOT Operator (Inversion) A-7 A.4.2 AND Operator or Logical Multiplication A-7 A.4.3 OR Operator A-7 A.4.4 Logic Gates A-8 A.4.5 Gates, Symbols and Boolean Expression A-8 ✓ Syllabus Topic : Basic Combinational Logic Circuits A-8 A.5 Introduction to Combinational Circuits A-8 A.5.1 Combinational Circuit Design A-9 ✓ Syllabus Topic : Basic Sequential Logic Circuits A-11 A.6 Introduction to Sequential Circuits A-11 A.6.1 Clock Signal A-11 A.6.2 Clock Skew A-11 A.6.3 Comparison of Combinational and Sequential Circuits A-12 A.6.4 1-Bit Memory Cell (Basic Bistable Element or Flip Flop) A-12 A.6.5 SR Flip Flop or a Latch A-12 		
Module 1: Chapter 1 : Introduction to Computer Organization and Architecture 1-1 to 1-31		
Syllabus : Overview of Computer Architecture and Organization : Introduction, Basic organization of computer, Block level description of the functional units, Data Representation and Arithmetic Algorithms : Integer Data computation : Addition, Subtraction, Multiplication: unsigned multiplication, Booth's algorithm, Division of integers : Restoring and non restoring division, Floating point representation: IEEE 754 floating point number representation, Floating point arithmetic: Addition, Subtraction, Multiplication, Division.		
<ul style="list-style-type: none"> ✓ Syllabus Topic : Introduction 1-1 1.1 Introduction (Dec. 2015, May 2016, Dec. 2016) 1-1 ✓ Syllabus Topic : Basic Organization of Computer and Block Level Description of Functional Units 1-2 1.2 Basic Organization of Computer and Block Level Description of Functional Units 1-2 1.2.1 Structural Components of a Computer 1-2 1.2.2 Functional View of a Computer 1-2 1.3 Evolution of Computers 1-3 1.3.1 Mechanical Era (1600s-1940s) 1-3 1.3.2 The Electronic Era 1-3 1.4 Number Representation : Binary Data Representation, Two's Complement Representation and Floating - Point Representation 1-5 1.4.1 Simple Integer Representation 1-5 1.4.2 Signed Magnitude Representation 1-5 1.4.3 One's Complement Method of Representation 1-5 1.4.4 Two's Complement Method of Representation 1-5 ✓ Syllabus Topic : Integer Data Computation : Addition, Subtraction 1-6 1.5 Integer Data Computation : Addition, Subtraction 1-6 1.5.1 Integer Addition and Subtraction 1-6 ✓ Syllabus Topic : Multiplication : Unsigned Multiplication 1-7 1.5.2 Multiplication : Unsigned Multiplication 1-7 		

Table of Contents

✓	Syllabus Topic : Booth's Algorithm.....	1-8
1.5.3	Multiplication : Signed Multiplication : Booth's Algorithm	(May 2014, Dec. 2014, May 2015, Dec. 2015, May 2017)
1-8		
1.5.4	Bit-pair Recoding of Multipliers (A Fast Multiplication Method).....	1-14
1.5.5	Hardware Implementation of Booth Algorithm.....	1-15
✓	Syllabus Topic : Division of Integers : Restoring.....	1-15
1.6.1	Division of Integers : Restoring Method	1-15
1.6.1	Restoring Division Method (May 2017).....	1-15
✓	Syllabus Topic : Division of Integers : Non-restoring Method.....	1-20
1.7	Division of Integers: Non-restoring Method.....	1-20
✓	Syllabus Topic : Floating-Point Representation : IEEE 754 Floating Point Number Representation.....	1-22
1.8	Floating-Point Representation : Basics of Floating Point Representation (IEEE 754 Floating Point (Single and Double Precision) Number Representation (May 14, May 15, Dec. 15, May 17).....	1-22
1.8.1	IEEE-754 Standard for Representing Floating Point Numbers.....	1-25
✓	Syllabus Topic : Floating Point Arithmetic : Addition, Subtraction, Multiplication, Division.....	1-27
1.9	Floating Point Arithmetic : Addition, Subtraction, Multiplication, Division.....	1-27
1.9.1	Multiplication.....	1-29
1.9.2	Division.....	1-29
1.10	Exam Pack (University and Review Questions).....	1-29
Module II		
Chapter 2 : Processor Organization and Architecture		
	2-1 to 2-51	
✓	Syllabus Topic : Von Neumann Model.....	2-1
2.1	Von Neumann and Harvard Architecture (May 2014, Dec. 2014, May 2015, Dec. 2015, Dec. 2016).....	2-1
2.1.1	Von Neumann Architecture.....	2-1

✓	Syllabus Topic : Harvard Architecture	2-1
2.1.2	Harvard Architecture	2-1
✓	Syllabus Topic : Register Organization	2-1
2.2	CPU Architecture and Register Organization	2-1
✓	Syllabus Topic : Instruction formats.....	2-1
2.2.1	Instruction Formats	2-1
2.2.2	Instruction Word Format - Number of Addresses	2-1
2.2.3	Reverse Polish Notation	2-1
✓	Syllabus Topic : Instruction Cycle	2-1
2.2.4	Basic Instruction Cycle	2-1
2.2.5	Interrupt Cycle	2-1
✓	Syllabus Topic : Addressing Modes	2-1
2.3	Addressing Modes (Dec. 2014)	2-1
2.3.1	Examples on Addressing Modes	2-1
✓	Syllabus Topic : Instruction Interpretation and Sequencing.....	2-1
2.4	Instruction Interpretation and Sequencing and Micro-Operations with their Sequencing	2-1
2.4.1	Fetch Cycle	2-1
2.4.2	Execute Cycle	2-1
2.4.3	Interrupt Cycle	2-1
2.4.4	Applications of Microprogramming	2-1
2.5	Pipeline Processing	2-1
2.5.1	Non-Pipelined System vs. Two Stage Pipelining	2-1
✓	Syllabus Topic : Basic pipelined Datapath and Control	2-1
2.5.2	Basic pipelined Datapath and Control for a Six Stage CPU Instruction Pipeline (May 2014, Dec. 2014, May 2015, Dec. 2015)	2-1
2.5.3	Linear Pipeline Processors	2-1
2.5.3.1	Asynchronous and Synchronous Linear Pipelining	2-17
2.5.3.2	Clocking and Timing Control.....	2-18
2.5.3.3	Speedup, Efficiency and Throughput.....	2-18
2.5.4	Non Linear Pipeline Processors	2-20
2.5.4.1	Collision Free Scheduling or Job Sequencing	2-21
2.6	Instruction Pipelining and Pipelining Stages	2-26
✓	Syllabus Topic : Pipeline Hazards : Data Dependencies, Data Hazards, Branch Hazards	2-28
2.7	Pipeline Hazards.....	2-28

Table of Contents

✓	Syllabus Topic : ALU and Shifters	2-38
2.10	Arithmetic Logic Unit and Shifters	2-38
2.10.1	Combinational ALUs	2-38
2.10.1.1	Implementation of Logic Operations	2-39
2.10.2	Sequential ALU	2-41
2.10.3	ALU Expansion	2-42
2.11	Shift Registers and Shift Operations	2-42
2.11.1	Serial Input Serial Output (Shift Left Mode)	2-43
2.11.2	Serial In Serial Out (Shift Right Mode)	2-45
2.11.3	Applications of Serial Operation	2-47
2.12	Serial In Parallel Out (SIP0)	2-47
2.13	Parallel In Serial Out Mod (PISO)	2-48
2.14	Parallel In Parallel Out (PIPO)	2-49
2.15	Universal Shift Register	2-49
2.16	Exam Pack (University and Review Questions)	2-50
Module III		
Chapter 3 : Control Unit Design		3-1 to 3-15
Syllabus : Hardwired control unit design methods : State table, delay element, sequence counter with examples like control unit for multiplication and division, Microprogrammed control Unit: Microinstruction sequencing and execution. Micro operations, Wilkile's microprogrammed Control Unit, Examples on microprograms.		
3.1	CPU Architecture and Register Organization (May 2016)	3-1
3.1.1	Register Section	3-2
3.1.2	Arithmetic and Logical Unit	3-2
3.1.3	Interrupt Control	3-2
3.1.4	Timing and Control Unit	3-2
3.2	Basic Instruction Cycle	3-2
3.2.1	Interrupt Cycle	3-3
✓	Syllabus Topic : Micro programmed control Unit : Microinstruction sequencing and execution, Micro Operations	3-4
3.3	Instruction, Micro-instructions and Micro-operations: Interpretation and Sequencing (May 2015, May 2016, Dec 2016)	3-4
3.3.1	Fetch Cycle	3-5
3.3.2	Execute Cycle	3-5
3.3.3	Interrupt Cycle	3-7

✓ Syllabus Topic : Examples on Microprograms	3-7
3.3.4 Examples of Microprograms	3-7
3.3.5 Applications of Microprogramming (May 2014, May 2015)	3-10
✓ Syllabus Topic : Hardwired Control Unit Design Methods: State table, delay element, sequence counter with examples like control unit for multiplication and division 3-10	
3.4 Control Unit : Hardwired Control Unit Design Methods (May 2014, May 2015, Dec 2015, Dec 2016, May 2017)	3-10
- 3.5 Control Unit : Soft Wired (Micro programmed) Control Unit Design Methods (May 2014)	3-12
✓ Syllabus Topic : Wilkie's Microprogrammed Control Unit	3-13
3.5.1 Wilkie's Microprogrammed Control Unit (Dec. 2014)	3-13
3.5.2 Comparison between Hardwired and Micro-programmed Control	3-14
3.6 Concepts of Nano Programming (May 2014, Dec. 2014, May 2015, Dec. 2016)	3-14
3.7 Exam Pack (University and Review Questions)	3-14
Module IV	
Chapter 4 : Memory Organization	4-1 to 4-36
Syllabus : Classifications of primary and secondary memories. Types of RAM (SRAM, DRAM, SDRAM, DDR, SSD) and ROM, Characteristics of memory, Memory hierarchy; cost and performance measurement. Virtual Memory: Concept, Segmentation and Paging, Address translation mechanism. Interleaved and Associative memory. Cache memory Concepts, Locality of reference, design problems based on mapping techniques. Cache Coherency, Write Policies.	
✓ Syllabus Topic : Characteristics of Memory	4-1
4.1 Introduction to Memory and Memory Parameters (May 2014, May 2016, Dec. 2016)	4-1
4.1.1 Bytes and Bits	4-2
✓ Syllabus Topic : Memory Hierarchy: Classifications of Primary and Secondary Memories	4-3
4.2 Memory Hierarchy: Classifications of Primary and Secondary Memories (May 2014)	4-3
✓ Syllabus Topic : Types of RAM (SRAM, DRAM, SDRAM, DDR, SSD)	4-3
4.3 Types of RAM and ROM	4-3
4.3.1 SRAM and DRAM	4-3
4.3.2 Types of Memory	4-4
4.3.2.1 Memory Map, Structure and its Requirements	4-4
4.3.3 Memory Chip Size and Numbers	4-4
✓ Syllabus Topic : Types of ROM	4-4
4.4 ROM (Read Only Memory) (Dec. 2016)	4-4
4.4.1 Types of ROM	4-4
4.4.2 Magnetic Memory	4-4
4.4.3 Optical Memory	4-4
✓ Syllabus Topic : Allocation Policies	4-4
4.5 Allocation Policies	4-4
✓ Syllabus Topic : Cache Memory : Concept, Architecture (L1, L2, L3) and Cache Consistency	4-4
4.6 Cache Memory : Concept, Architecture (L1, L2, L3) and Cache Consistency (May 2014, Dec. 2014, May 2015, May 2016)	4-4
4.6.1 Cache Operation	4-19
✓ Syllabus Topic : Locality of Reference	4-20
4.6.2 Principles of Locality of Reference	4-20
4.6.3 Cache Performance	4-20
4.6.4 Cache Architectures	4-20
✓ Syllabus Topic : Cache Coherency	4-22
4.6.5 Cache Consistency (Also Known as Cache Coherency) (Dec. 2014, May 2015, Dec. 2016)	4-22
✓ Syllabus Topic : Write Policies	4-22
4.6.6 Write Policy	4-22
4.6.7 Bus Master/Cache Interaction for Cache Coherence	4-23
4.6.8 Bus Snooping/Sharng	4-24
✓ Syllabus Topic : Memory Hierarchy : Cost and Performance Measurement	4-28
4.6.9 Cost and Performance Measurement of Two Level Memory Hierarchy (Dec. 2014)	4-28
✓ Syllabus Topic : Mapping Techniques	4-28
4.7 Cache Mapping Techniques	4-28
4.7.1 Direct Mapping Technique	4-28
4.7.2 Fully Associative Mapping	4-29
4.7.3 Set Associative Mapping	4-30
✓ Syllabus Topic : Interleaved and Associative Memory	4-32

4.8 Interleaved and Associative Memory (May 2015, Dec. 2015, May 2016)	4-32
4.8.1 Associative Memory	4-32
4.8.2 Interleaved Memory	4-32
✓ Syllabus Topic : Virtual Memory : Concept, Segmentation and Paging	4-33
4.9 Virtual Memory (May 2014, Dec. 2014, May 2015, Dec. 2015, May 2017)	4-33
4.9.1 Paging Mechanism or the Memory Management Unit	4-34
4.9.2 Segmentation	4-34
4.10 Exam Pack (University and Review Questions)	4-35
Module V	
Chapter 5 : I/O Organization and Peripherals	5-1 to 5-20
Syllabus : Common I/O device types and characteristics, Types of data transfer techniques : Programmed I/O, Interrupt driven I/O and DMA. Introduction to buses, Bus arbitration and multiple bus hierarchy, Interrupt types, Interrupts handling.	
✓ Syllabus Topic : Common Input/Output Device Types and Characteristics	5-1
5.1 Input / Output System	5-1
5.1.1 Parallel vs. Serial Interface	5-1
5.1.2 Types of Communication Systems	5-2
✓ Syllabus Topic : Input Output Modules and 8089 IO Processor	5-3
5.2 I/O Modules and 8089 IO Processor	5-3
5.2.1 I/O Module	5-3
5.2.2 8089 I/O Processor (May 2014, May 2015, May 2016, May 2017)	5-3
✓ Syllabus Topic : Types of Data Transfer Techniques - Programmed Input Output	5-5
5.3 Types of Data Transfer Techniques : Programmed I/O, Interrupt Driven I/O and DMA. (May 2014, May 2015)	5-5
5.3.1 Programmed I/O	5-5
5.3.1.1 Input/Output Addressing	5-6
✓ Syllabus Topic : Interrupt Driven Input Output	5-7
5.3.2 Interrupt Driven I/O (May 2015, Dec. 2016, Dec. 2016)	5-7
5.3.2.1 Comparison between Programmed and Interrupt Driven Input/Output	5-8
Module VI	
Chapter 6 : Advance Processor Principles	6-1 to 6-21
Syllabus : Introduction to parallel processing, Flynn's Classification, Concepts of superscalar architecture, out-of-order execution, speculative execution, multithreaded processor, VLIW, data flow computing. Introduction to Multi-core processor architecture.	
✓ Syllabus Topic : Introduction to Parallel Processing Concepts	6-1
6.1 Introduction to Parallel Processing Concepts	6-1
6.1.1 Overlapping the CPU and Memory or I/O Operations	6-1
✓ Syllabus Topic : Flynn's Classifications	6-1

6.2	Flynn's Classifications (May 2014, May 2015, Dec. 2015, May 2016, Dec. 2016, May 2017).....	6-1
6.2.1	Flynn's Classification of Parallel Computing	6-1
✓	Syllabus Topic : Concepts of Superscalar Architecture	6-2
6.3	Superscalar Processors	6-2
6.3.1	Pipelining in Superscalar Processors.....	6-3
6.4	Vector Processor.....	6-4
6.4.1	Issues In Vector Architecture.....	6-6
6.4.2	Vector Performance Modelling.....	6-7
6.5	Vectorizers and Optimizers	6-7
6.5.1	Vectorization.....	6-8
6.5.2	Optimization.....	6-11
6.5.2.1	Redundant Expression Elimination	6-12
6.6	Array Processor.....	6-12
6.7	Parallel Algorithms for Array Processors.....	6-12
6.7.1	Scan Algorithms.....	6-12
6.7.1.1	Adding a Set of Elements of an Array	6-13
✓	Syllabus Topic : Multithreaded Processor.....	6-14
6.8	Multi-threading.....	6-14
✓	Syllabus Topic : Out-Of-Order Execution	6-14
6.8.1	Dynamic Instruction Scheduling (or) Out-Of-Order (OOO) Execution.....	6-14

A

ARTICLE

Syllabus

Basic combinational and sequential logic circuits, binary numbers and arithmetic, basic computer organizations.

Syllabus Topic : Binary Numbers, Basic Computer Organizations

A.1 Binary Number System

- Binary number system is used in digital systems. The major advantage of digital system over analog systems is that, there are less chances of errors in a digital system.
- Since there are only two levels in a digital system (as it uses binary number system) i.e. '0' and '1', the chances of errors are less. The voltage levels, selected for the logic '0' is 0 volts and for the logic '1', voltage level is 5 volts. Hence if noise changes the voltage level from let us say 5 volts to 4.5 volts, still it can be considered as logic '1', as the voltage level for logic '0' is very far from 4.5 volts.
- While in case in decimal number system or analog systems, the slight change in voltage can cause errors.
- But the signals available from most of the systems is analog in nature. If we want to work with digital signals, then there must be some mechanism to convert a decimal value into binary and vice-versa. In this section we will see the conversions amongst all the above discussed number system i.e. decimal, binary, octal and hexadecimal.

A.1.1 Conversion from Decimal to Binary

The steps to be followed for converting a decimal number to a binary number are :

- Divide the decimal number by 2.
- Note down the quotient and remainder as shown in the example below.

Ex. 1
 $(5)_{10} = (?)_2$.

Soln. :

2	5	Quotient
2	2	0 ← Remainder
2	1	0
0	1	

$(5)_{10} = (101)_2$

Ex. 2
 $(52)_{10} = (?)_2$.

Soln. :

2	52	Quotient
2	26	0 ← Remainder
2	13	0
2	6	1
2	3	0
2	1	1
0	1	

$(52)_{10} = (110100)_2$

In these examples the number is only integer, i.e. no fraction part the above method works. In case of decimal fraction number, the procedure to convert it to binary number is as follows :

- Multiply the fraction decimal number by 2.
- Note down the product, and separate the integer part and fraction part as shown in the example below.
- Repeat the above procedure till the fraction part is zero (or upto some 5-6 times).
- The first integer part is the MSB (Most Significant Bit i.e. the bit with highest weight) and the last integer part is the LSB (Least Significant Bit).

Ex. 12Subtract $(10000001) - (101110)$

Soln.:

$$\begin{array}{r} 1 0 0 0 0 0 0 1 \\ - 0 0 1 0 1 1 1 0 \\ \hline 1 1 1 1 1 1 1 \\ \text{Borrow} \\ \hline 0 1 0 1 0 0 1 1 \end{array}$$

Number 1 = $(129)_{10}$
Number 2 = $(46)_{10}$
Difference = $(83)_{10}$

A.2.3 Positive and Negative Numbers**A.2.3.1 Signed Magnitude Representation**

- We have seen the operations for unsigned numbers (i.e. only positive numbers) in the previous sections. But we know that in mathematics we also have negative numbers.
- There are various ways of representing negative numbers. We will see one of those methods i.e. Signed magnitude representation in this subsection and some more methods in the subsequent subsections.
- In the signed magnitude representation the MSB (Most Significant Bit or the first bit from left that has maximum weight) is used for sign, '1' indicating negative number and '0' indicating positive number.
- The remaining bits indicate magnitude. But in this form of representation '0' has two distinct representations of '+0' and '-0', which is wrong according to mathematics. So we go for other methods of negative numbers representation namely the 1's and 2's complement methods as seen in the subsequent subsections.

A.2.4 Use of Complements to Represent Negative Numbers**A.2.4.1 1's Complement Method of Subtraction**

- To implement addition and subtraction according to the Sections A.2.1 and A.2.2, different circuits are required. Hence to reduce the circuitry, we go for one's complement method of subtraction where we take one's complement and then add the two numbers. Also the advantage of this method is that it supports negative as well as positive numbers.
- To find ones complement in any base numbered system, we subtract it from the maximum number. For example in decimal subtract each digit by 9 and it is called as 9's complement; in octal, subtract each digit by 7 and it is called as 7's complement; in hexadecimal, subtract each digit by 15 (or F) and it is called as 15's complement; in binary, subtract each digit by 1 and it is called as 1's complement; but in binary number system this can be simply done by reversing the bits from 0 to 1 and vice-versa.

- Although different names according to the number system but same function.
- After getting one's complement of the negative number we can directly add it to the positive number, or if both the numbers are negative we take one's complement of both the numbers and then add their complements to get the difference.
- But in this method also we have '0' with two representation of +0 and -0, which is wrong. So we go for yet another method of negative numbers representation to be seen in next subsection.

Follow the following rules to get the difference using one's complement:

Step 1: First take the 1's complement of the negative number(s).

Step 2: Add the complemented number with the positive number (in case of both negative numbers add both complemented numbers)

Step 3: If there is a carry generated then the number is in its TRUE FORM and only the carry is to be added to the difference; else if there is no carry generated then the number is in its 1's complement form, so to get the true form take its 1's complement. And the result is negative. In case both numbers were negative the number is always in its 1's complement form so we have to take 1's complement of the result after adding the carry generated. And the number is negative.

Let us see some examples for this.

Ex. 13Subtract $(35)_{10} - (23)_{10}$ using 1's complement method.

Soln.:

$$\begin{array}{r} 2 | 35 & & 2 | 23 \\ 2 | 17 & 1 & 2 | 11 & 1 \\ 2 | 8 & 1 & 2 | 5 & 1 \\ 2 | 4 & 0 & 2 | 2 & 1 \\ 2 | 2 & 0 & 2 | 1 & 0 \\ 2 | 1 & 0 & 0 & 1 \\ 0 & 1 & & \end{array}$$

$(35)_{10} = (100011)_2$
 $(23)_{10} = (10111)_2$

Step 1: Take 1's complement of negative number

\therefore Taking 1's C of $(23)_{10} = (10111)_2$ by subtracting each digit from 1.

$$\begin{array}{r} 1 1 1 1 1 \\ - 1 0 1 . 1 \\ \hline 1 0 1 0 0 0 \end{array}$$

- Note :** 1. The number of digits must be according to the number with greater number of digits.
2. We can also find 1's complement by simply inverting each bit in binary.

Step 2: Add the positive number with 1's complement of negative number.

$$\begin{array}{r} 1 0 0 0 1 1 \\ + 1 0 1 0 0 0 \\ \hline 1 0 0 1 0 1 1 \\ \uparrow \\ \text{Carry} \end{array}$$

Step 3: Since carry is generated, add the carry to result and the result is in true form and also the result is positive.

$$\begin{array}{r} 1 0 0 1 0 1 1 \\ \hline \quad \quad \quad \quad \quad \quad \quad \quad 1 \\ + 0 0 1 1 0 0 \\ \hline 0 0 1 1 0 0 \end{array}$$

$= (12)_{10}$

\therefore Result = $+ (1100)_2 = (12)_{10}$

Ex. 14Subtract $(23)_{10} - (35)_{10}$ using 1's complement method.

Soln.:

$$(23)_{10} = (10111)_2$$

$$(35)_{10} = (100011)_2$$

Step 1: Take 1's complement of negative number.

$$(35)_{10} = (100011)_2$$

$$\text{1's complement of } (35)_{10} = -(35)_{10}$$

$$\therefore -(35)_{10} = (01100)_2$$

Note : Replace 1's with 0's and 0's with 1's.

Step 2: Add the 1's complement with positive number.

$$\begin{array}{r} 0 1 0 1 1 1 \\ + 0 1 1 1 0 0 \\ \hline 0 1 1 0 0 1 1 \\ \uparrow \\ \text{Carry} \end{array}$$

- Step 3 :** Since no carry is generated, the result is negative and is in its 1's complement form. Hence to get the decimal value, we take 1's complement of the answer:

$$\begin{array}{r} 1 1 0 0 1 1 \\ 1's \text{ complement} = (0 0 1 1 0 0)_2 \\ \therefore \text{The answer} = -(1100)_2 = -(12)_{10} \end{array}$$

A.2.4.2 2's Complement Method for Subtraction

The third method of representing signed numbers is 2's complement method. The major advantage of the 2's complement method over the signed magnitude method and the 1's complement method is that there are not two representations for '0' i.e. no separate representation for +0 and -0. Hence it is the most suited method in the microprocessors and digital computers for storing signed numbers.

- Also the operations like subtraction can be easily performed using the 2's complement method, almost similar to 1's complement method.
- To get the 2's complement of a number we need to first take 1's complement and then add 1 or subtract the number from the smallest number of one digit greater than the number whose 2's complement is to be found.
- The following steps are used to perform subtraction using 2's complement method :

Step 1: First take the 2's complement of the negative number(s).

Step 2: Add the complemented number with the positive number (in case of both negative numbers add both complemented numbers)

Step 3: If there is a carry generated then the number is in its TRUE FORM and only the carry is to be discarded; else if there is no carry generated then the number is in its 2's complement form, so to get the true form take its 2's complement. And the number is negative.

In case both numbers were negative the number is always in its 2's complement form so we have to take 2's complement of the result after adding the carry generated. And the result is negative.

Let us see some examples for this.

Ex. 15
Subtract $(23)_{10} - (35)_{10}$ using 2's complement method.

Soln. :

$$(35)_{10} = (100011)_2$$

$$(23)_{10} = (10111)_2$$

Step 1 : Take 2's complement of negative number

$$\begin{array}{r} \therefore (35)_{10} = (100011)_2 \\ \text{1's complement is } \rightarrow (011100)_2 \\ \text{2's complement is } \rightarrow (011101)_2 \end{array}$$

Step 2 : Add the complement with positive number

$$\begin{array}{r} \begin{array}{r} 1 & 0 & 1 & 0 & 0 & 1 \\ + & 0 & 1 & 1 & 1 & 0 & 1 \\ \hline 0 & 1 & 1 & 0 & 1 & 0 & 0 \end{array} \\ \uparrow \\ \text{Carry} \end{array}$$

Step 3 : Since no carry is generated, the result is negative and to get its actual value we need to take 2's complement of result.

$$\therefore \text{Result} = (1100)_2$$

$$\text{1's complement} = (001100)_2$$

$$\begin{array}{r} \text{2's complement} = (001101)_2 \\ \text{Thus result} = -(1100)_2 = -(12)_{10} \end{array}$$

Ex. 16

Subtract $(35)_{10} - (23)_{10}$ using 2's complement method.

Soln. :

$$(35)_{10} = (100011)_2$$

$$(23)_{10} = (10111)_2$$

Step 1 : Take 2's complement of negative number.

$$\therefore (23)_{10} = (010111)_2$$

$$\text{1's complement of } (23)_{10} = (101000)_2$$

$$\begin{array}{r} \text{2's complement of } (23)_{10} = (101001)_2 \\ \quad + 1 \\ \hline \end{array}$$

Step 2 : Add the complement with the positive number.

$$\begin{array}{r} \therefore \begin{array}{r} 1 & 0 & 1 & 0 & 0 & 1 \\ + & 0 & 1 & 0 & 0 & 1 & 1 \\ \hline 0 & 0 & 1 & 1 & 0 & 0 \end{array} \\ \uparrow \\ \text{Carry} \end{array}$$

Step 3 : Since carry is generated, the result is correct positive. We need to just discard the carry generated.

$$\text{Thus result} = (1100)_2 = (12)_{10}$$

A.3 Binary Multiplication

To multiply two binary numbers the same rules apply as in decimal i.e. $0 \times 0 = 0$, $1 \times 0 = 0$, $0 \times 1 = 0$ and $1 \times 1 = 1$.

While adding all the rows use the rules of binary addition.

Ex. 17

181×14 . Multiply by converting to binary.

Soln. :

$$\begin{array}{r} 1 & 0 & 1 & 1 & 0 & 1 & 0 & 1 \\ \times & & 1 & 1 & 1 & 0 & & \\ \hline 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \\ 1 & 0 & 1 & 1 & 0 & 1 & 0 & 1 & 0 \\ 1 & 0 & 1 & 1 & 0 & 1 & 0 & 1 & 0 & 0 \\ 1 & 0 & 1 & 1 & 0 & 1 & 0 & 1 & 0 & 0 \\ \hline 1 & 0 & 0 & 0 & 1 & 1 & 1 & 0 & 1 & 0 & 0 \end{array}$$

Number 1 Number 2

Ex. 18
 $(20)_{10} \times (5)_{10}$. Multiply by converting to binary.

Soln. :

$$\begin{array}{r} (20)_{10} = (10100)_2 \\ (5)_{10} = (101)_2 \end{array}$$

$$\begin{array}{r} \begin{array}{r} 1 & 0 & 1 & 0 & 0 \\ \times & & 1 & 0 & 1 \\ \hline 1 & 0 & 1 & 0 & 0 \\ + & 0 & 0 & 0 & 0 & 0 \\ \hline 1 & 0 & 1 & 0 & 0 & 0 \end{array} \\ \quad + 1 \\ \hline 1 & 1 & 0 & 0 & 1 & 0 & 0 \end{array}$$

$$\text{Thus result} = (1100100)_2 = (100)_{10}$$

A.3.1 Binary Division

To divide two binary numbers the same rules apply as in decimal. While subtracting all use the rules of binary subtraction.

Ex. 19

$105/5$. Divide using binary.

Soln. :

$$\begin{array}{r} 101 \overline{)110100} (10101 \\ -101 \\ \hline 0010 \\ -101 \\ \hline 0010 \\ -101 \\ \hline 000 \end{array}$$

Ex. 20

$(20)_{10} / (7)_{10}$. Divide using binary.

Soln. :

$$\begin{array}{r} 111 \overline{)10100} (10 \\ -111 \\ \hline 00110 \\ -111 \\ \hline 0010 \\ -111 \\ \hline 000 \end{array}$$

Quotient = $(10)_2 = (2)_{10}$
Remainder = $(110)_2 = (6)_{10}$

A.4 Basic Logical Operations

To solve or simplify the logical expressions, used in digital circuits we need to use "logical operators". The three main logic operators are :

1. AND operator.
2. OR operator.
3. NOT operator (Invert).

Let us understand them one by one.

A.4.1 NOT Operator (Inversion)

- The NOT operation represents a logical inversion or complementing. This operation changes one logic level to the opposite logic level as shown in Fig. A.4.1.
- When the input is HIGH (1), the output will be LOW (0) and when the input is LOW (0), the output will be HIGH (1).




Fig. A.4.1 : The NOT operator

- The NOT operation is implemented by a logical circuit called inverter. Its symbol is as shown in Fig. A.4.1.

- The "NOT" operator represents a logical inversion or complementing.

The NOT operation is denoted by a bar ($\bar{}$) over the variable to be inverted. For example, if A is to be inverted then the process of inversion is denoted by \bar{A} and it is to be read as NOT A.

$$\bar{A} = \text{NOT } A$$

A.4.2 AND Operator or Logical Multiplication

- The AND operation produces a high (1) output only if all the inputs are high (1), as shown in Fig. A.4.2.

- If any one or both inputs are Low (0), then output will be Low (0).

- The AND operation is implemented by a logic circuit called AND gate. Its symbol is shown in Fig. A.4.2.




Fig. A.4.2 : AND operation

- The "AND" operator represents logical multiplication. It is denoted by a dot between the two variables to be multiplied, i.e.

$$A \cdot B \dots \text{Logical multiplication}$$

- However sometimes this dot is not used and we denote the logical multiplication of A and B as AB.

- Thus if A is to be multiplied with B in a logic circuit then the multiplication is represented as $A \cdot B$, AB and it is to be read as "A AND B".

A.4.3 OR Operator

- The OR-operation produces a HIGH (1) output when any one or all the inputs are HIGH(1).
- It will produce a LOW (0) output only if all the inputs are LOW (0).




Fig. A.4.3 : The OR operation

- The OR operation is implemented by a logic circuit, called as OR-gate. Its symbol is shown in Fig. A.4.3.
- The "OR" operator represents logical addition. It is denoted by a (+) sign between the two variables to be added.
- If A and B are to be added in a logic circuit then it is represented as,

A + B ... Logical addition

And it is to be read as "A OR B".

A.4.4 Logic Gates

- Logic gates are the basic building blocks of any digital system. It is an electronic circuit having one or more than one inputs and only one output.
- The relationship between the input and the output is based on a "certain logic". Based on this logic, the gates are named as NOT gate, AND gate, OR, NAND, NOR etc.

Truth table : The operation of a logic gate can be best understood with the help of a table called "Truth Table". The truth table consists of all the possible combinations of the inputs and the corresponding state of output of a logic gate.

Boolean expression : The relation between the inputs and the outputs of a gate can be expressed mathematically by means of the Boolean Expression. Let us now discuss the operation of various logic gates.

A.4.5 Gates, Symbols and Boolean Expression

In order to understand Boolean algebra, we need to use the gates. So the symbols and Boolean expressions should be known to us. Table A.4.1 gives information.

Table A.4.1 : Various logic gates

Sr. No.	Name of gate	Boolean Expression	Logical Operation
1.	NOT gate or inverter	$Y = \bar{A}$	Inversion
2.	AND gate	$Y = AB$	Logical Multiplication
3.	OR gate	$Y = A + B$	Logical addition

Sr. No.	Name of gate	Boolean Expression	Logical Operation
4.	NAND gate	$Y = \overline{AB}$	NOT AND
5.	NOR gate	$Y = \overline{A+B}$	NOT OR
6.	Exclusive OR	$Y = A \oplus B$	Addition/Subtraction
7.	Exclusive NOR	$Y = \overline{A \oplus B}$	NOT EXOR

Note : A and B are the inputs whereas Y denotes the output.

Syllabus Topic : Basic Combinational Logic Circuits**A.5 Introduction to Combinational Circuits****Types of digital systems :**

The digital systems in general are classified into two categories namely :

1. Combinational logic circuits
2. Sequential logic circuits.

Combinational circuits

- The output of combinational circuit at any instant of time, depends only on the levels present at input terminals.
- The combinational circuits do not use any memory. Hence the previous state of input does not have any effect on the present state of the circuit.
- The sequence in which the inputs are being applied has no effect on the output of a combinational circuit.
- A combinational circuit is a logic circuit the output of which depends only on the combination of the inputs. The output does not depend on the past value of inputs or outputs. Hence combinational circuits do not require any memory.




Fig. A.5.1 : Block diagram of a combinational circuit

- The block diagram of a combinational circuit is shown in Fig. A.5.1.
- A combinational circuit can have a number of inputs and a number of outputs. The circuit of Fig. A.5.1 has "n" inputs and "m" outputs.
- Between the inputs and outputs logic gates are connected so combinational circuit basically consists of logic gates.
- A combinational circuit operates in three steps,
 - It accepts n-different inputs.
 - The combination of gates operates on the inputs.
 - "m" different outputs are produced as per requirement.

Examples of combinational circuits

Following are the examples of some combinational circuits :

1. Adders, subtractors
2. Comparator
3. Code converters
4. Encoders, decoders
5. Multiplexers, demultiplexers

A.5.1 Combinational Circuit Design

In this section we are going to discuss the design of combinational circuits.

- To design a combinational circuit we have to specify the requirements of combinational circuits. Such requirements can be specified in the following ways :

1. A set of statements.
2. Boolean expressions or
3. Truth table.

- From the specified requirements we have design a combinational circuit using a combination of gates.
- There are two approaches to the combinational circuit design.

1. Traditional methods
2. Use of Medium Scale Integration (MSI)

Steps in traditional method

1. A truth table is given.
2. Obtain the Boolean expression from the truth table.
3. Simplify the Boolean equation using standard methods.
4. Realize the simplified equation using gates.

Methods to simplify the boolean functions

- The methods used for simplifying the Boolean functions are as follows :
 1. Algebraic method.
 2. Karnaugh-map simplification.
 3. Quine-Mc Cluskey method and
 4. Variable entered mapping (VEM) technique.
- Out of these, the method of algebraic reduction using Boolean algebra has been already discussed in previous section.
- The Boolean theorems and De-Morgan's theorems are useful in manipulating the logic expressions. We can then realize the logical expressions using gates.
- The number of logic gates required for the realization of a logical expression should be reduced to the minimum possible value.
- This is possible if we can simplify the logical expressions. In this chapter we will discuss one of the simplification techniques called Karnaugh map or K-map.

Ex. 21

A circuit has four inputs and two outputs. One of the outputs is high when majority of inputs are high. The second output is high only when all inputs are of same type. Design the combinational circuit.

Soln. :**Step 1 : Assign symbols to input and output variables :**

Let the four inputs be A, B, C, D and the two outputs be Y₁ and Y₂.

Step 2 : Write the truth table :

The truth table is as given in Table Ex. 21.

Table Ex. 21 : Truth table relating the inputs and outputs

Decimal	Inputs				Outputs	
	A	B	C	D	Y ₁	Y ₂
0	0	0	0	0	0	1
1	0	0	0	1	0	0
2	0	0	1	0	0	0
3	0	0	1	1	0	0
4	0	1	0	0	0	0
5	0	1	0	1	0	0
6	0	1	1	0	0	0
7	0	1	1	1	1	0
8	1	0	0	0	0	0

Decimal	A	B	C	D	Y ₁	Y ₂
9	1	0	0	1	0	0
10	1	0	1	0	0	0
11	1	0	1	1	1	0
12	1	1	0	0	0	0
13	1	1	0	1	1	0


Decimal	A	B	C	D	Y ₁	Y ₂
14	1	1	1	0	1	0
15	1	1	1	1	1	1

From the truth table we note the following things :

- $Y_1 = 1$ when number of 1 inputs is higher than number of 0 inputs.
- $Y_2 = 1$ when $A = B = C = D$.


Step 3 : Write K-map for each output and get simplified expression

K-maps for the two outputs and the corresponding simplified Boolean expressions are given in Fig. Ex.21 (a) and (b).



(a) K-map and simplification for Y_1

Fig. Ex. 21



(b) K-map and simplification for Y_2

Step 4 : Draw the logic diagram

The logic diagram is as shown in Fig. Ex. 21 (c).




Fig. Ex. 21 (c) : Logic diagram

Syllabus Topic : Basic Sequential Logic Circuits

A.6 Introduction to Sequential Circuits

1. Combinational circuits

- Till now we have discussed only the combinational circuits.
- The output of combinational circuit at any instant of time, depends only on the levels present at input terminals.
- The combinational circuits do not use any memory. Hence the previous state of input does not have any effect on the present state of the circuit.
- The sequence in which the inputs are being applied has no effect on the output of a combinational circuit.

2. Sequential circuits

- In the sequential circuit, the timing parameter comes into picture.
- The output of a sequential circuit depends on the present time inputs, the previous output and the sequence in which the inputs are applied.
- In order to provide the previous input or output a memory element is required to be used. Thus a sequential circuit needs a memory element.




Fig. A.6.1 : Block diagram of a sequential circuit

- Fig. A.6.1 shows the block diagram of a sequential circuit which includes the memory element in the feedback path.

- **Present state of sequential circuit :** The data stored by the memory element at any given instant of time is called as the present state of the sequential circuit.
- **Next state :** The combinational circuit operates on the external inputs and the present state to produce new outputs. Some of these new outputs are stored in the memory element and called as the next state of the sequential circuit.

Pre-requisites

- The most important part of the sequential circuit seems to be the memory element. The memory element of Fig. A.6.1 is known as flip flop (FF). It is the basic memory element.

A.6.1 Clock Signal

- The clock signal shown in Fig. A.6.2 is a timing signal. Every sequential signal will have this timing signal applied.
- Clock is a rectangular signal as shown in Fig. A.6.2; with a duty cycle equal to 50%.
- The clock signal repeats itself after every T seconds. Hence the clock frequency is $f = 1/T$.



Fig. A.6.2 : Clock signal

A.6.2 Clock Skew

- Clock skew is defined as the difference in time between the clock edges arriving at a pair of clock inputs.
- In a perfect system, all clock signals arrive at all the various clock input pins of the system at exactly the same time and the skew is zero.
- But in real time systems, the edges do not arrive at exactly the same time and there is some skew.
- This clock skew occurs due to different delays on different paths from the clock generator to various circuits. The major reasons for this are :
 - Different length of wires (wires introduce delay)
 - Gates (buffers) on the paths
 - Flip-flops that clock on different edges (need for inverting clock for some flip-flops)
 - Gating the clock to control loading of registers
- The maximum allowable clock skew for the system is the difference between the shortest and longest path delays.
- Clock skew is an important design parameter in high-speed clock systems.

A.6.3 Comparison of Combinational and Sequential Circuits

Sr. No.	Parameter	Combinational circuits	Sequential circuits
1	Output depend on	Inputs present at that instant of time.	Present inputs and past inputs / outputs.
2	Memory	Not necessary	Necessary
3	Clock input	Not necessary	Necessary
4	Examples	Adders, subtractors, code converters	Flip flops, shift registers, counters

A.6.4 1-Bit Memory Cell (Basic Bistable Element or Flip Flop)

- Flip-flop is also known as the basic digital memory circuit.
- It has two stable states namely logic 1 state and logic 0 state. We can design it either using NOR gates or NAND gates.
- A flip-flop can be designed by using the fundamental circuit shown in Fig. A.6.3. NAND gates 1 and 2 are basically acting as inverters. Hence this circuit is called as a cross coupled inverter.
- Output of gate 1 is connected to the input of gate-2 and output of gate 2 is connected to input of gate-1 as shown in Fig. A.6.3.




Fig. A.6.3 : A cross coupled inverter as memory element

Operation :

- Assume that output of gate-1 i.e. $Q = 1$. Hence $B_2 = 1$.
- As $B_2 = 1$, output of gate-2 i.e. $Q = 0$. This makes $B_1 = 0$.
- Hence Q continues to be equal to 1.
- Similarly we can demonstrate that if we start with $Q = 0$, then we end up obtaining $Q = 0$ and $\bar{Q} = 1$.

Conclusions : From the above discussion we can draw following conclusions :

- The outputs of the circuit (Q and \bar{Q}) will always be complementary. That means if $Q = 0$ then $\bar{Q} = 1$ and vice versa. They will never be equal $Q = \bar{Q} = 0$ or 1, an invalid state.
- This circuit has two stable states. One of them corresponds to $Q = 1$, $\bar{Q} = 0$ and it is called as 1 state or set state. Whereas the other corresponds to $Q = 0$, $\bar{Q} = 1$ and it is called as 0 state or reset state.
- If the circuit is in the reset state ($Q = 0$, $\bar{Q} = 1$), then it will continue to be in the reset state and if it is in the set state ($Q = 1$, $\bar{Q} = 0$) then it will continue to remain in the set state.
- This property of the circuit shows that it can store 1 bit of digital information. Therefore it is called as a 1-bit memory cell.

A.6.5 SR Flip Flop or a Latch

- The cross coupled inverter of Fig. A.6.3 is capable of locking or latching the information. Hence this circuit is also called as a latch.
- The disadvantage of this circuit is that we cannot enter the desired digital data into it.
- This disadvantage can be overcome by modifying the circuit as shown in Fig. A.6.4. This modification will allow us to enter the desired digital data into the circuit.




Fig. A.6.4 : Modified memory cell

A.7 Two Bit Asynchronous Up Counter using JK Flip-Flops

- A 2 bit asynchronous counter up using JK flip-flops is shown in Fig. A.7.1. Note that the J and K inputs of both the flip-flops are connected to logic 1 so actually they are converted into T flip-flops.
- The operation of this circuit is exactly same as that of the counter using the T flip-flops.




Fig. A.7.1 : Two bit ripple up counter using JK flip-flops

A.8 Classification of Registers

- Registers are classified based on the way in which data are entered and taken out from a register. There are four possible modes as follows :




Fig. A.8.1 : Modes of operation of registers

- It is possible to design registers using discrete flip-flops such as SR, JK or D flip-flops.
- But the registers are also available in MSI devices. They are available in 54/74 TTL series as listed in Table A.8.1.

Table A.8.1 : Shift registers available in 74/54 series

IC number	Description
7491, 7491A	8 bit serial in, serial out
7494	4 bit parallel in, serial out
7495	4 bit serial/parallel in, parallel out (shift right shift left)
7496	5 bit parallel in / parallel out, serial in / serial out.

A.9 Buffer Registers

- The simplest type of register constructed using four D flip-flops is shown in Fig. A.9.1. This is a 4 bit register, but we can construct an n-bit register by following the same principle.
- This register is also called as the buffer register.
- Each D-flip-flop is negative edge triggered and all the flip-flops are connected to a common clock signal. Hence all of them are triggered at the same instant of time.

- Buffer registers are used for temporary storage of digital words.

Operation :

- The word to be stored is $B_3 B_2 B_1 B_0 = 1010$.
- These bits are connected to the D inputs of the four D flip-flops as shown in Fig. A.9.1.




Fig. A.9.1 : A four bit buffer register using D flip-flops

- Then the clock pulse is applied.
- Corresponding to the first negative edge of the clock pulse, the outputs of all the D flip-flops will follow their respective inputs.


$$\therefore Q_3 Q_2 Q_1 Q_0 = B_3 B_2 B_1 B_0 = 1010$$

- Even if the inputs are now changed, the output remains latched to 1010 till the next negative edge of the clock.

- Thus the buffer register is capable of storing the digital data.


Schematic diagram :

The schematic diagram of a buffer register is as shown in Fig. A.9.2.



Conclusions : Some of the important conclusions from the discussion till now are as follows :

1. There must be 1-FF for each bit to be stored. Hence to store a 4 bit number we need four flip-flops.
2. Note that all the four input bits $B_3 B_2 B_1 B_0$ are loaded into the register simultaneously, i.e. at the same instant of time.
3. Hence this way of applying the input and taking the output is called as parallel input parallel output and the mode of operation is called as parallel shifting.



Introduction to Computer Organization and Architecture

Syllabus

Overview of Computer Architecture and Organization

Introduction, Basic organization of computer, Block level description of the functional units.

Data Representation and Arithmetic Algorithms

Integer Data computation : Addition, Subtraction, Multiplication: unsigned multiplication, Booth's algorithm. Division of integers : Restoring and non restoring division, Floating point representation. IEEE 754 floating point number representation. Floating point arithmetic: Addition, Subtraction, Multiplication, Division.

Syllabus Topic : Introduction

1.1 Introduction

→ (MU - Dec. 2015, May 2016, Dec. 2016)

Q. Differentiate between Computer Organization and Computer Architecture.
Dec. 15, May 16, Dec. 16, 5 Marks

Q. List different memory organization characteristics.
Dec. 15, 5 Marks

Q. Compare Computer Architecture and organization.
(5 Marks)

- There are various people involved in making of a computer. The chip designer who designs and manufactures the chip, the system designer who designs the system using the manufactured chip or microprocessor and the programmer who makes software using the system.

- Those attributes of a computer that are necessary to be known to a system designer or a programmer are called as the architectural features of the computer. Hence the people manufacturing the chip have to reveal certain things about the processor to the system designer and the programmer using the datasheets for their processor chips.

- Those attributes of a computer or moreover the processor, that are just used for the designing purposes of the processor and are not revealed are called as the organizational features of the processor.

Sr. No.	Computer architecture	Computer organization
1.	It refers to those attributes of a system visible to the programmer.	It refers to the implementation of the features and is mostly not known to the user.
2.	Instruction set, number of bits used for data representation, addressing techniques etc. form the part of computer architecture.	Control signals, interfaces, memory technology etc. form the part of the computer organization.
3.	For example, is there a multiply instruction?	For example, is there a dedicated hardware multiply unit or it is done by repeated addition?
4.	All INTEL 80x86 microprocessors share the same basic architecture.	All INTEL 80x86 microprocessors differ in their organization.

Syllabus Topic : Basic Organization of Computer and Block Level Description of Functional Units

1.2 Basic Organization of Computer and Block Level Description of Functional Units

1.2.1 Structural Components of a Computer

Q. Explain the structural overview of a computer. (5 Marks)

It is the way in which components related to each other. Fig. 1.2.1 shows the structure of a digital computer. It is made up of three main components namely the Central Processing Unit (CPU) or the processor, the memory to store the programs and data, and the Input / Output (I/O) devices. The functions of these are explained below:




Fig. 1.2.1 : Structure of a computer

- The components of a computer are central processing unit, Input and Output (I/O) devices and memory.
- The three units are connected with the help of system interconnection i.e. buses.
- Memory is used to store code (programs) and data. It can be various kinds of like semiconductor memory using ICs, magnetic memory or optical memory etc.
- I/O devices are used to accept an input or give an output by the CPU. There are various input devices like keyboard, mouse, scanner; and various output devices like CRT, printer etc.
- The CPU is further divided into three units as shown in the Fig. 1.2.2.




Fig. 1.2.2 : Structure of a CPU

- The components of the Central Processing Unit (CPU) are Arithmetic and Logic Unit (ALU), Control Unit(CU) and CPU Registers, which are also connected with the internal buses.
- ALU is used to perform arithmetic operations like addition, subtraction etc. and logical operations such as AND, OR etc.
- CPU Registers are used to store the data temporarily in the CPU to save memory access time.
- The CU is further divided in three parts as shown in Fig. 1.2.3.





Fig. 1.2.3 : Structure of Control Unit

- Control Unit comprises of control memory, control register and sequencing logic.
- The control memory stores the microinstructions loads it into the control unit register and the sequencing logic gives these signals in a proper sequence to execute a instruction.

1.2.2 Functional View of a Computer

- It is the operation of the individual component as the part of the structure.
- The functions of a computer are data processing, data storage, data movement and control.

- (iii) There can be various paths followed by the data as shown in the Fig. 1.2.4. They can be: the data may be taken into the processor from the input device, processed and then the result may be given at the output device; the data may be taken into the processor from the input device, processed and the result stored in memory; the data may be taken from memory, processed and the result given to output device; the data taken from an input device and given to an output device etc.
- (iv) In Fig. 1.2.4, we can see that the computer is divided into three main components namely data storage facility, data movement facility and the data processing facility. These are the different functions can perform a computer.
- 
- Fig. 1.2.4 : Functional view of a Computer**

1.3 Evolution of Computers

- The evolution of computers seen and used by us these days have gone through many major eras. The mechanical era and the electronic era.
 - The electronic era further has many generations namely the vacuum tube, semiconductor and IC. These are discussed below.
- 1.3.1 Mechanical Era (1600s-1940s)**
- Some of the people involved and their major breakthroughs in this era are listed below:
- Wilhelm Schickard in 1623 designed a system that could automatically add, subtract, multiply, and divide.

(ii) Blaise Pascal in 1642 sis mass production of machine that could add and subtract. He manufactured 50 such machines.

(iii) Gottfried Leibniz in 1673 improved on Pascal's machine so that it could add, subtract, multiply and divide.

(iv) Charles Babbage in 1822 designed the structure of a computer which is used even in the modern computers. He is called as the "Father of modern computer". In the Modern structure: I/O, storage, ALU. His machine could add in 1 second, multiply in 1 minute.

(v) Herman Hollerith in 1889 formed Tabulating Machine Company which later became IBM. He designed a tabulating machine to tabulate the census data for his country.

(vi) Konrad Zuse in 1938 built first working mechanical computer, called as the Z1. The specialty of this computer was that it was a binary machine.

1.3.2 The Electronic Era

- As discussed earlier there were various generations in this era based on the material used to manufacture CPU.
- These are discussed below.

Generations electronic era based on the material of CPU

- A. Generation 1 vacuum tubes
- B. Generation 2 transistors (1958 - 1964)
- C. Generation 3 integrated Chip (IC)
- D. Generation 4 microprocessors

Fig. 1.3.1 : Electronic Era

→ (A) Generation 1 Vacuum Tubes

- This generation was between the 1945 and 1958.
- The vacuum tubes are of two types namely vacuum diodes and triodes that function similar to semiconductor diode and transistors respectively. The difference being that vacuum tubes consume a lot of power, and are bulky (almost of the size of a small bulb).

There were two major computers developed using the vacuum tubes as listed below.

- ENIAC (Electronic Numerical Integrator and Computer)

→ (B) Generation 2 Transistors (1958 - 1964)

- This generation was during the period 1958 to 1964.
- The semiconductor transistors replaced vacuum tubes. As already discussed the advantages of transistors over the vacuum tubes are as below :
 - Transistors are smaller in size than vacuum tubes.
 - Transistors are also cheaper than vacuum tubes.
 - Transistors have very less heat dissipation and power consumption.

→ (C) Generation 3 Integrated Chip (IC)

- This was the generations from 1964 to 1974.
- Here multiple ICs were used that replaced huge transistor circuits into a single IC. Multiple ICs of this kind were required to make a CPU.
- (D) Generation 4 Microprocessors
- This is the generation of electronic computers which had a single chip CPU.
- This reduced the size of the computer drastically as the entire CPU came on a single chip.
- Table 1.3.1 shows some of the Intel microprocessors with their special features.

Table 1.3.1 : History of Intel processors

PROCESSOR	CLK SPEED	BUS WIDTH		OTHERS
		DATA	ADDRESS	
4004	740kHz	4 bits	4 bits	World's first microprocessor
4040		4 bits	4 bits	Interrupts were introduced
8008		8 bits	8 bits	8-bit processor
8080	2MHz	8 bits	16 bits	First general purpose processor
Multi-core processors	Upto 3.7 GHz	64 bits	32 bits	Better performance for multiple task execution simultaneously.

- Table 1.3.1 shows the list of microprocessors developed by Intel. Many other companies have manufactured microprocessors. Also the features listed are very few of them. Some of terminologies may not be understood by you, and it is out of the scope of this subject, but they are just listed for your reference.

1.4 Number Representation : Binary Data Representation, Two's Complement Representation and Floating - Point Representation

1.4.1 Simple Integer Representation

- Since it is binary only 0's and 1's are used to represent everything.
 - Only positive numbers can be stored in binary using this method.
- For example : $41 = 00101001$
- In this case no minus sign can be represented and hence we go for the other methods like signed magnitude, one's complement and two's compliment methods of representation.

1.4.2 Signed Magnitude Representation

- In the signed magnitude representation the MSB (Most Significant Bit or the first bit from left that has maximum weight) is used for sign, '1' indicating negative number and '0' indicating positive number.
- The remaining bits indicate magnitude. But in this form of representation '0' has two distinct representations of $+0$ and -0 , which is wrong according to mathematics.
- So we go for other methods of negative numbers representation namely the 1's and 2's complement methods as seen in the subsequent subsections.

1.4.3 One's Complement Method of Representation

We use 1's complement method to reduce the circuitry for addition/subtraction. We go for one's complement method of subtraction where we take one's complement and then add the two numbers. Also the advantage of this method is that it supports negative as well as positive numbers.

- To find ones complement in any base numbered system, we subtract it from the maximum number.

For example in decimal subtract each digit by 9 and it is called as 9's complement; in octal, subtract each digit by 7 and it is called as 7's complement; hexadecimal, subtract each digit by 15 (or F) and it is called as 15's complement; in binary, subtract each digit by 1 and it is called as 1's complement; but in binary number system this can be simply done by reversing the bits from 0 to 1 and vice-versa. Although different names according to the number system have same function.

- After getting one's complement of the negative number we can directly add it to the positive number, or if both numbers are negative we take one's complement of both the numbers and then add their complements numbers to get the difference.
- The range of numbers that can be represented by 1's complement method is given by : $(2^n - 1) + (2^{n-1} - 1)$.
- But in this method also we have '0' with two representation of $+0$ and -0 , which is wrong. So we go for yet another method of negative numbers representation to be seen in next subsection.

1.4.4 Two's Complement Method of Representation

- The third method of representing signed numbers is 2's complement method. The major advantage of the 2's complement method over the signed magnitude method and the 1's complement method is that there are no two representations for '0' i.e. no separate representation for $+0$ and -0 . Hence it is the most suited method in the microprocessors and digital computers for storing signed numbers.
- Also the operations like subtraction can be easily performed using the 2's complement method, almost similar to 1's complement method.
- To get the 2's complement of a number we need to first take 1's complement and then add 1 or subtract the number from the smallest number of one digit greater than the number whose 2's complement is to be found.
- Fig. 1.4.1 shows the 4-bit representations of 2's complement method.
- The range of numbers that can be represented by 2's complement method is given by : $- (2^{n-1}) + (2^{n-1} - 1)$.





Fig. 1.4.1 : 2's complement method of representation

Syllabus Topic : Integer Data Computation : Addition, Subtraction

1.5 Integer Data Computation : Addition, Subtraction

Q. Explain various signed and unsigned number representations for integers. (10 Marks)





Fig. 1.5.1 : Adder / Subtractor circuit

- For performing addition the normal binary addition is done as seen in chapter 3 using the adders seen in chapter 4. The adder circuit used is shown in Fig. 1.5.1. The carry is to be checked.
- For subtraction, we need to take 2's complement of subtrahend and add to minuend i.e. $a - b = a + (-b)$, since 2's complement of a number gives its negative equivalent. So we only need addition and complement circuits to get the subtraction also implemented. In this case we need to monitor the borrow.
- Fig. 1.5.1 shows the hardware for addition and subtraction. It has an adder circuit, which gets one input from register 'A' and the result is also stored in this register. The other input comes either directly from register 'B' (in case of addition) or through the complement circuit (in case of subtraction) and hence both the operations are implemented by the same circuit. The switch is used to select the operation i.e. addition or subtraction and accordingly the correct operand (data on which the operation is to be performed) is passed to the adder circuit.
- The 'CF' in the Fig. 1.5.1 works as carry flag for addition and borrow flag for subtraction.

1.5.2 Multiplication : Unsigned Multiplication

Q. Explain shift and add method of multiplication with hardware and flowchart. (10 Marks)




Fig. 1.5.2 : Flowchart for shift and add method of multiplication

This system requires some registers to store the like 'M' for storing multiplicand, 'Q' to store multiplier, 'A' which is initialized as zero (the register that keeps the count of number of bits in input data to be multiplied and the single bit called 'C' which is the carry generated after addition,

- Q_0 refers to the LSB of the multiplier. This is checked to decide whether the multiplier is to be added or not. Addition is done because, if the checked bit is '1' then when multiplied with multiplicand we get the multiplicand itself, and if it is '0', then the result is zero, hence multiplicand is not added in that case.
- After this the result is shifted right by one time to arrange the bit position of the multiplicand added.
- The above process is repeated for the count number of times. The result is finally available in the registers 'Q' and 'A'.
- The implementation of this can be implemented using the circuit as shown in Fig. 1.5.3.

The circuit implementation for shift and add method for multiplication

- Multiplication can be done for the binary numbers using a special method called as shift and add method.
- In this case, each bit of the multiplier is checked and accordingly the multiplicand is added or not added. If a particular bit of the multiplier is '1', then the multiplicand is added to the MSB and then shifted.
- The checking of the multiplier bits begins from the LSB (Last Significant Bit) and hence the multiplicand added for this data is shifted and hence reaches to the last bit places in the result.
- This happens because the result is shifted after every addition of the multiplicand to the result, hence the multiplicand added for the first time i.e. for the LSB is shifted for maximum times and hence reaches to the last place in the result.
- The flowchart for this is shown in Fig. 1.5.2.




Fig. 1.5.3 : Circuit implementation for shift and add method for multiplication

Q. Some examples of shift and add method with the values of the registers after each step are given below :

Soln. :

C	A	Q	M	Initial Values
0	0000	0101	1101	Initial values
0	1101	0101	1101	{First Cycle}
0	0110	1010	1101	{Second Cycle}
0	0011	0101	1101	{Third Cycle}
1	0000	0101	1101	{Fourth Cycle}
0	1000	0010	1101	{Fifth Cycle}
0	0100	0001	1101	{Sixth Cycle}
1	0001	1111	1011	{Seventh Cycle}
0	1000	1111	1011	{Eighth Cycle}
1	0001	1111	1011	{Ninth Cycle}
0	1000	1111	1011	{Tenth Cycle}
(10001111) ₂	= (143) ₁₀			...Ans.

Ex. 1.5.2
Explain how to multiply 1001 with 1101 in the register. (All are 5-bit registers)

Soln. :

C	A	Q	M	Initial values
0	00000	01001	01101	Initial values
0	01101	01001	01101	{First Cycle}
0	00110	10100	01101	{Second Cycle}
0	00011	01010	01101	{Third Cycle}
0	00001	10101	01101	{Fourth Cycle}
0	01110	10101	01101	{Fifth Cycle}
0	00111	01010	01101	{Sixth Cycle}
0	00011	10101	01101	{Seventh Cycle}
(0001110101) ₂	= (117) ₁₀			...Ans.

Q. Explain how to multiply 13 with 5 in the register.

Soln. :

C	A	Q	M	Initial values
0	0000	0101	1101	Initial values
0	1101	0101	1101	{First Cycle}
0	0110	1010	1101	{Second Cycle}
0	0011	0101	1101	{Third Cycle}
1	0000	0101	1101	{Fourth Cycle}
0	1000	0010	1101	{Fifth Cycle}
0	0100	0001	1101	{Sixth Cycle}
(01000001) ₂	= (65) ₁₀			...Ans.

Ex. 1.5.4

Show multiplication of two numbers 13 and 14 using 4-bit registers.

Soln. :

C	A	Q	M	Initial values
0	0000	1110	1101	Initial values
0	0000	0111	1101	{1st cycle since Q_0=0, no addition is required}
0	1101	0111	AC = AC-M	{2nd cycle since Q_0=1, at the end of first cycle, M is added}
0	0110	1011	AC = AC-M	{3rd cycle since Q_0=1, at the end of 2nd cycle, M is added}
1	0011	1011	AC = AC+M	{4th cycle since Q_0=1, at the end of 3rd cycle, M is added}
0	0110	1101	AC = AC+M	{5th cycle since Q_0=1, at the end of 4th cycle, M is added}
1	0110	1101	AC = AC+M	{6th cycle since Q_0=1, at the end of 5th cycle, M is added}
0	1011	0110	AC = AC-M	{7th cycle since Q_0=0, no addition is required}
(0001110101) ₂	= (117) ₁₀			...Ans.

Syllabus Topic : Booth's Algorithm

1.5.3 Multiplication : Signed Multiplication: Booth's Algorithm

→ (MU - May 2014, Dec. 2014, May 2015, Dec. 2015, May 2017)

Q. Draw the flow chart for Booth's Algorithm for Two's Complement Multiplication.

May 14, Dec. 14, May 15, Dec. 15, May 17, 5 Marks

- Q. Explain booth's principle (5 Marks)
Q. Explain the Booth's method of multiplying signed numbers with hardware and flowchart. (10 Marks)

- Booth's principle states that "The value of a series of 1's of binary can be given as the weight of the bit preceding the series minus the weight of the last bit in the series".

For Example :

$$1. \quad (01111111110)_2 = 2^{11} - 2^1 \\ = 048 - 2 \\ = (2046)_{10}$$

- If this is the multiplier of multiplication, then in the shift and add method we would have to do 10 addition operations i.e. $2^{10} + 2^9 + 2^8 + \dots + 2^1 = 2046$. But in case of Booth's algorithm we will have to do only 2 operations i.e. $2^{11} - 2^1$. Hence this is called as the best case condition of Booth's algorithm when the series of 1s is very large.

$$2. \quad (01100110)_2 = 2^7 - 2^4 + 2^3 - 2^1 \\ = 128 - 32 + 8 - 2 \\ = (102)_{10}$$

- If this is the multiplier of multiplication, then in the shift and add method we would have to do 4 addition operations i.e. $2^6 + 2^5 + 2^4 + 2^1 = 102$. Also in case of Booth's algorithm we will have to do 4 operations i.e. $2^7 - 2^4 + 2^3 - 2^1$.

$$3. \quad (01010101)_2 = 2^7 - 2^6 + 2^5 - 2^4 + 2^3 - 2^2 + 2^1 - 2^0 \\ = 128 - 64 + 32 - 16 + 8 - 4 + 2 - 1 \\ = (83)_{10}$$

- If this is the multiplier of multiplication, then in the shift and add method we would have to do 8 addition operations i.e. $2^6 + 2^5 + 2^4 + 2^3 - 2^2 + 2^1 - 2^0 = 102$. But in case of Booth's algorithm we will have to do 8 operations. i.e. $2^7 - 2^6 + 2^5 - 2^4 + 2^3 - 2^2 + 2^1 - 2^0$. Hence this is called as the worst case condition of Booth's algorithm wherein there are alternate zeros and ones.




Fig. 1.5.4

- Fig. 1.5.4 shows the flowchart of Booth's algorithm. According to the booth's principle the bit preceding the series of 1s can be known if a zero followed by (i.e. 01), hence we add when this is the case. Similarly the last bit in the series is when the one is followed by zero (i.e. 10), hence we subtract in this case. While for consecutive zeros or ones we have not to do any arithmetic operation.

Ex. 1.5.5

Multiply : 7×-3 , using Booth's Algorithm.

A	Q	Q-1	m	Count
0000	1101	0	0111	4
+1001				
1001	1101	0		
1100	1110	1		3
+0111				
0011	1110	1		
0001	1111	0		2
1001				
1010	1111	0		
1101	0111	1		1
1110	1011	1		0

Fig. 1.5.4

Soln. :

$$\begin{aligned} 11101011 &= -(00010101)_2 \\ &= -(21)_{10} \end{aligned}$$

Ex. 1.5.6

Multiply : -7×-3 , using Booth's Algorithm.

A	Q	Q-1	m	Count
0000	1101	0	1001	4
0111				
0111	1101	0		
0011	1110	1		3
+1001				
1100	1110	1		
1110	0111	0		2
+0111				
0101	0111	0		
0010	1011	1		1
0001	0101	1		0

Soln. :

$$\begin{aligned} (00010101)_2 &= (21)_{10} \\ 13 &= (01101)_2 \\ 11 &= (01011)_2 \\ -11 &= (10101)_2 \end{aligned}$$

Ex. 1.5.7

Multiply : 13×-11 , using Booth's Algorithm.

A	Q	Q-1	m	Count
0000	01101	0	10101	5
+01011				
01011	01101	0		
00101	10110	1		4
+10101				
11010	10110	1		
11101	01011	0		3
+01011				
01000	01011	0		
00100	00101	1		2
+00010				
00010	00010	1		1
+10101				
10111	00010	1		
11011	10001	0		0

Soln. :

$$\begin{aligned} (1101110001)_2 &= -(001000111)_2 \\ &= -(143)_{10} \end{aligned}$$

Ex. 1.5.8

Multiply : 16×15 , using Booth's Algorithm.

A	Q	Q-1	m	Count
00000	001111	0	010000	6
+110000				
110000	001111	0		
111000	000111	1		5
111100	000011	1		4
111100	000001	1		3
111111	000000	1		2
+010000				
010000	000000	1		
001111	000000	1		
000111	100000	0		1
000011	110000	0		0

Soln. :

$$\begin{aligned} (000011110000)_2 &= 16 + 32 + 64 + 128 \\ &= (240)_{10} \end{aligned}$$

Ex. 1.5.9

Explain Booth's algorithm to multiply the following pair of signed 2's complement numbers :

A = 110011 multiplicand

B = 101100 multiplier


Soln. :

Multiplicand (M) = 110011

2's complement of multiplicand = 001101 = (-M)

Multiplier Q = 101100

Multiplication will require 6 cycles as the register size n = 6-bits.



Computer Organization & Archi. (MU-Sem 4-CSE) 1-12

Introduction to Computer Organization & Architecture

11000	00100	1	AC = AC + M	AC = 00001
11100	00010	0	Shift	M = 10111
				Q ₀ , Q ₋₁ = 01
				+
11000				

Ex. 1.5.12
 Iterate Booth's multiplication algorithm for the product $(+15) \times (-15)$.

Soln.:
 $(15)_{10} = 01111$
 $(-15)_{10} = 10001$
 2's complements of $(15)_{10}$
 Multiplicand (m) = 01111
 And - m = 10001
 Multiplier (Q) (-15) = 10001
 AC Q Q₋₁
 00000 10001 0 Initial
 10001 10001 0 AC = AC - M
 11000 10110 1 Shift
 00111 10110 1 AC = AC + M
 00011 11011 0 Shift
 10100 11011 0 AC = AC - M
 11010 01101 1 Shift
 11101 00110 1 Shift
 Result = 1110100110
 $[1110100110 = -0001011010 = -90]$

Ex. 1.5.13
 Multiply - 9 and 7 using Booth's algorithm.

Soln.:
 Multiplicand (M) = -9
 $(9)_{10} = (01001)_2$
 2's complement of 9 = 10111
 $\therefore M = 10111$
 and - M = 01001
 Multiplier (Q) = $(7)_{10} = 01111$
 Multiplication will require 5 cycles as the register size n = 5 bits.

AC Q Q ₋₁	Initial		
00000 11010 0	Shift	Q ₀ , Q ₋₁ = 00	
00000 01101 0	Shift	Q ₀ , Q ₋₁ = 10	
01101 01101 0	AC = AC - M	AC = 00000	
00110 10110 1	Shift	-M = 01101	
			+
			01101

Ex. 1.5.14
 Show the multiplication process using Booth's algorithm when the following binary numbers are multiplied $(-13) \times (-6)$.

Soln.:
 $(13)_{10} = 01101$
 $(-13)_{10} = 2's complement of (01101) = 10011$
 $(6)_{10} = 00110$
 $\therefore (-6)_{10} = 2's complement of (00110) = 11010$
 Multiplicand (M) = 10011
 and - M = 01101
 Multiplier (Q) = 11010

AC Q Q ₋₁	Initial		
00000 11010 0	Shift	Q ₀ , Q ₋₁ = 00	
00000 01101 0	Shift	Q ₀ , Q ₋₁ = 10	
01101 01101 0	AC = AC - M	AC = 00000	
00110 11010 1	Shift	-M = 01101	
			+
			01101

Ex. 1.5.15
 Multiply : 7 and 14 using Booth's algorithm.

Soln.:
 $(7)_{10} = 00111$

Computer Organization & Archi. (MU-Sem 4-CSE) 1-13 Introduction to Computer Organization & Architecture

Ex. 1.5.17 Dec. 2014. 10 Marks

Multiply $(-2)_0$ and $(-5)_0$ using Booth's algorithm.

Soln.:

A	Q	Q_{-1}	M	Count	Remark
0000	1011	0	1110	4	Initialization
+ 0010					
0010	1011				$A \leftarrow A - M$
0001	0101	1		3	Arithmetic right shift
0000	1010	1		2	Arithmetic right shift
+ 1110					
1110	1010				$A \leftarrow A + M$
1111	0101	0		1	Arithmetic right shift
+ 0010					
0001	0101	0			$A \leftarrow A - M$
0000	1010	1		0	Arithmetic right shift
(00001010) ₂ = (10) ₁₀ ...Ans.					

Ex. 1.5.18 Dec. 2015. 6 Marks

Using Booth's algorithm show the multiplication of -7 and 5 .

Soln.:

A	Q	Q_{-1}	M	Count	Remark
0000	0101	0	0111	4	Initialization
+ 1001					
1001	0101	0			$A \leftarrow A - M$
1100	1010	1		3	Arithmetic Right shift
+ 0111					
0011	1010				$A \leftarrow A + M$
0001	1101	0		2	Arithmetic Right shift
+ 1001					
1010	1101				$A \leftarrow A - M$
1101	0110	1		1	Arithmetic Right shift
+ 0111					
0100	0110				$A \leftarrow A + M$
0010	0011	0			Arithmetic right shift
(00010101) ₂ = (21) ₁₀ ...Ans.					

Ex. 1.5.19 May 2016. 10 Marks

Multiply (-10) and (-4) using Booth's algorithm.

Computer Organization & Archi. (MU-Sem 4-CSE) 1-14 Introduction to Computer Organization & Architecture

Ex. 1.5.17 Dec. 2014. 10 Marks

Multiply $(-2)_0$ and $(-5)_0$ using Booth's algorithm.

Soln.:

A	Q	Q_{-1}	M	Count	Remark
0000	1110	0	10110	5	Initialization
+ 0010					
0000	0110	0		4	Arithmetic Right shift
0000	0011	0		3	Arithmetic Right shift
+ 01010					
01010	00111				$A \leftarrow A - M$
00101	00011	1		2	Arithmetic Right shift
00010	10001	1		1	Arithmetic Right shift
00001	01000	1		0	Arithmetic Right shift
(0000101000) ₂ = (40) ₁₀ ...Ans.					

Ex. 1.5.20 Dec. 2016. 10 Marks

Multiply (-7) with (-4) by using Booth's algorithm of multiplication.

Soln.:

-7×4

A	Q	Q_{-1}	M	Count	Remark
0000	0100	0	1001	4	Initialization
+ 0011					
0000	0010	0		3	Arithmetic Right shift
0000	0001	0		2	Arithmetic Right shift
+ 0111					
0111	0001				$A \leftarrow A - M$
0011	1000	1		1	Arithmetic Right shift
0001	1000	1		0	Arithmetic Right shift
(11000100) = -9 ...Ans.					

1.5.4 Bit-pair Recording of Multipliers (A Fast Multiplication Method)

Above technique halves the maximum number of summands. Bit-pair recording technique is derived directly from the Booth's algorithm. In Booth's algorithm, multiplier is examined two bits at a time, starting from the right. Table given below gives operation based on pair of bits.

Q_0	Q_1	Operation	Notation
0	0	No add/subtract	0
1	1	No add/subtract	0
0	1	Add	+1
1	0	Subtract	-1

Fig. 1.5.5 : Operations as per Booth's algorithm

Multipplier (Q) = $27 = (1101)_2$

Sign Extension Binary of 27

$\begin{array}{cccccc} Q_4 & Q_3 & Q_2 & Q_1 & Q_0 \\ | & | & | & | & | \\ 0 & 1 & 1 & 0 & 1 \end{array}$

$+1 \quad 0 \quad -1 \quad +1 \quad 0$

(c) Fig. 1.5.6 : Operations for the multiplier = 27, using 0, +1 and -1 notation

- In bit-pair recording, two adjacent operations of Booth's algorithm are combined together.
- The weight of the i^{th} bit of a binary number is 2 times the weight of the $(i-1)^{th}$ bit.
- Let us try to understand operations $+2, -2, +1, -1$ on the data $M = 9$ and register size $n = 5$ bits.

$M = 9 = (01001)_2 = \underbrace{\begin{array}{ccccc} 0 & 0 & 0 & 0 & 1 \end{array}}_{\text{10 bit representation of } 9'}$

as the register size = 5

$-9 = 2^5$ complement of 9 = 111110111


$\begin{array}{c} \begin{array}{ccccc} -1 & 0 & -1 & +1 & 0-1 \\ \downarrow & \downarrow & \downarrow & \downarrow & \downarrow \\ +2 & & -1 & & -1 \end{array} \\ (+1,0) = (-1,1) = 2 \times (-1) + 1 = (0,-1) \\ = 2 \times (+1) \cdot 0 = -1 \\ = +2 \end{array}$

Operation Value (9) Multiplicand

Operation	Value (9)	Multiplicand
0	00000 00000	
+1	00000 01001	
-1	11111 10111	
+2	00000 10010	← data is left shifted
-2	11111 01110	← -9 is left shifted

$$\begin{array}{r} 01001 \quad (+9) \\ \times 11010 \quad (-6) \\ \hline 00110 = (00110)_2 \end{array}$$

Operations as per Booth's Algorithm



1.5.5 Hardware Implementation of Booth Algorithm

Q. Explain with hardware requirement how to add and subtract integer numbers. (5 Marks)




Fig. 1.5.7

- The Fig 1.5.7 shows the hardware implementation of the Booth's algorithm. The accumulator or the A

register and the Q register along with the Q-1 register combined together as a right shift register. The control unit checks the Q₀ and Q₋₁ bits to decide to subtract or directly shift. Arithmetic shift is implemented to maintain the sign. The register holds the multiplicand while the register Q holds the multiplier. Register A and Q-1 are initialized to zero.

Syllabus Topic : Division of Integers : Restoring Method

1.6 Division of Integers : Restoring Method

1.6.1 Restoring Division Method

→ (MU - May 2019)

Q. Draw the flow chart for restore division algorithm. May 17, 4 Marks

Q. Divide using restore division method 7/3. May 17, 6 Marks

Q. Explain restoring method of division with flowchart. (5 Marks)

Similar to the multiplication algorithm to multiply binary numbers, we also have a method for division called as the restoring method of division for binary numbers.

Fig. 1.6.1 shows the flowchart for the restoring method of division. Here also we have the registers namely 'A', 'M', 'Q' and count to store the result, dividend, divisor and the count respectively.

In this case we shift left the registers 'A' and 'Q' to their left, and then check whether the value in 'A' is greater than the divisor or not. This is done by subtracting the divisor from the value of register 'A'. To find out whether greater or not we check the result is positive or not. If yes then we put '1' in the LSB of the Q register, which was initially left blank while shifting. If no, then we put a '0' in the LSB of the Q register and add the divisor back to the value of register 'A' for restore the previous value of register 'A', hence the name "Restoring Division method".

The count is decremented and the above process is repeated until the count is not equal to zero.

Let us see some examples based on restoring method for division.




Fig. 1.6.1 : Flowchart for the restoring method of division

Ex. 1.6.1 Divide 13 / 5 using the restoring method of division and give the values of all the registers after each step.

Soln. :

- Note : 1. For subtraction of divisor, we will add the 2's complement of the divisor. Since the divisor is 00101 in this case, the 2's complement will be 11011.

2. From the MSB of the result we will come to know whether the result is positive or negative. If the MSB is '1', the result is negative and if the MSB is '0', the result is positive.

00011	0100	00101	Third cycle
+ 11011			
11110	01000	00101	
+ 00101			Fourth cycle
00011	1000	00101	
+ 11011			
00001	10001	00101	Fifth cycle
+ 11011			
00011	0001	00101	
+ 11011			
11110	00010	00101	
+ 00101			
00011			

Answer => Quotient = (00010)₂ = (2)₁₀ (from register 'Q')
Remainder = (00011)₂ = (3)₁₀ (from register 'A')

Ex. 1.6.2 Explain how to divide 13 by 3 in the registers and showing how the quotient and remainder are placed after the division (all are 5 bit registers).



Soln. :


- Note : 1. For subtraction of divisor, we will add the 2's complement of the divisor. Since the divisor is 00111 in this case, the 2's complement will be 11011.

2. From the MSB of the result we will come to know whether the result is positive or negative. If the MSB is '1', the result is negative and if the MSB is '0', the result is positive.

A	Q	M	Initial values
00000	01101	00101	First cycle
+ 11011			
11011	11010	00101	
+ 00101			Second cycle
00000			
00001	1010	00101	
+ 11011			Second cycle
11100	10100	00101	
+ 00101			
00001			

A	Q	M	Initial values
00000	01101	00111	First cycle
+ 11101			
11101	11010	00011	
+ 00011			Second cycle
00000			
00001	1010	00011	
+ 11101			
11110	10100	00011	
+ 00011			
00001			





Hardware Implementation of binary division

- An n-bit positive divisor is loaded into register M.
- An n-bit positive dividend is loaded into register Q.
- Register AC(A) is set to 0.
- Initial carry C is set to 0.
- After the division is complete, the n-bit quotient is in register Q and the remainder is in register AC.





Fig. 1.6.2 : Circuit for binary division [Both restoring and non-restoring]

Ex. 1.6.8

Explain and solve the following problem using by non-restoring division algorithm? Hence divide $(163)_{10}$ with $(11)_{10}$.
Soln. : Dividend Q = $(163)_{10} = 10100011$
Divisor M = $(11)_{10} = 000001011$

$n + 1$ bits \leftarrow one additional bit to handle borrow
 $-M = 111110101$




Quotient : $(0011)_2 = (2)_{10}$
Remainder : $(0010)_2 = (2)_{10}$

...Ans.
Syllabus Topic : Division of Integers : Non-restoring Method

1.7 Division of Integers: Non-restoring Method

Q. Explain non-restoring method of division with flowchart. (5 Marks)

The algorithm of restoring division can be improved by avoiding restoring after an unsuccessful subtraction. Subtraction is said to be unsuccessful if the result is negative.



Introduction to Computer Organization & Architecture

Flowchart - non restoring method




Fig. 1.7.2 : Flowchart of non restoring method

Flowchart for non-restoring division is given in the Fig. 1.7.2 Logic circuit for both restoring and non-restoring division can be handled on the circuit given in Fig. 1.7.1.

Algorithm for non-restoring division

Step 1 : Do the following n times :

If the sign of AC is positive (C = 0), then shift C, AC and Q left one bit position and subtract M from AC.
else

Shift C, AC and Q left one bit position and add M to AC.

If the sign of AC is positive then

Set q₀ to 1

else

Set q₀ to 0

Step 2 : If the sign of AC is negative then add M to AC.
Step 2 is needed to leave the proper positive remainder in AC at the end of n cycles.

Ex. 1.6.9 May 2015, 6 Marks

Using unsigned Binary Division method, divide 7 by 3.

Fig. 1.7.1 : Non-restoring method hardware implantation

Example 1 : Perform 15/4.

A	Q	m	Count
00000	1111	00100	4
00001	1110		
11100			
11101	1110	3	
11011	1100		
00100			
11111	1100	2	
11111	1001		
00100			
00011	1001	1	
00111	0011		
11100			
00011	0011	0	

Remainder Quotient

Example 2 : Perform 10/4.

A	Q	m	Count
00000	1010	00100	4
00001	0100		
11100			
11101	0100	3	
11010	1000		
00100			
11110	1000	2	
11101	0001		
00100			
00001	0001	1	
00010	0010		
11100			
11110	0010		
- 00100			
00010	0010	0	

Remainder Quotient

Example 3 : Perform 12/3.

$$-m = 11101$$


A	Q	m	Count
00000	1100	00011	4
00001	1000		
11101			
11110	1000	3	
11101	0001		
00011			
00000	0001	2	
00000	0010		
11101			
11101	0010	1	
11010	0100		
00011			
11101	0100	0	

Remainder Quotient

Ex. 1.7.1

Perform division of the following numbers using restoring division. $1100 + 11$

Soln. :



Dividend Q = 1100

Divisor M = 00011,

n + 1 bits – one additional bit to handle carry/borrow/sign

$$-M = 11101$$

Since, at the end of 4(n) cycles, AC is negative. We perform the operation :

$$AC \leftarrow AC + M$$

$$C, AC = 11101$$

$$M = 00011$$

$$00000 \leftarrow \text{Remainder}$$

$$\therefore \text{Remainder} = 0000$$


$$\text{Quotient} = 0100 = 4$$

Ex. 1.7.2

Perform division of the following numbers using non-restoring division algorithm.

Dividend = 1011; Divisor = 0011

Soln. :



$$\text{Dividend (Q)} = 1011$$

$$\text{Divisor (M)} = 00011$$

n + 1 bits – one additional bit to handle carry/borrow/sign

$$-M = 11101$$

$$\text{Quotient} = 0011 = 3$$

$$\text{Remainder} = 0010 = 2$$

Ex. 1.7.3

Explain and solve the following problem using non-restoring division algorithm. Hence divide $(10)_{10}$ with $(3)_{10}$.

Soln. :

Non-restoring division technique has been explained in the section 1.7.


Division of $(10)_{10}$ with $(3)_{10}$:

Dividend (Q) = 1010

Divisor (M) = 00011

n + 1 bits – one additional bit to handle carry/borrow/sign

$$-M = 11101$$



Syllabus Topic : Floating-Point Representation : IEEE 754 Floating Point Number Representation

1.8 Floating-Point Representation : Basics of Floating Point Representation IEEE 754 Floating Point (Single and Double Precision) Number Representation

→ (MU - May 14, May 15, Dec. 15, May 17)

Q. Show IEEE 754 standards for binary floating-point representation for 32 bit single format and 64 bit double format. May 14, Dec 15, 5 Marks

Q. Explain IEEE 754 standards for Floating Point number representation. May 15, 6 Marks

Q. Show IEEE 754 standards for binary floating-point representation for 32 bit single format and 64 bit double format. May 17, 10 Marks

The range of numbers that can be represented by a fixed-point number is insufficient for many applications. In scientific applications, very large and very small numbers are encountered. Scientific notation permits us to represent such numbers using relatively few digits.

For example,

$$2.5 \times 10^{10}$$

Represents a fixed point integer 25000000000.


The floating-point codes used in computers are represented in binary.

Format of representation

Three numbers are associated with a floating point number:

- (1) A mantissa (M)
- (2) An exponent (E)
- (3) Base (B)

The mantissa M is also referred to as the significant or fraction. These three components together represent the real number.



For example, in 2.5×10^{10}

Mantissa = 2.5

Exponent = 10

Base = 10

0 1 8 9 31

Sign Blased exponent = 8 bit Significant = 23 bits

Fig. 1.8.1 : Floating point number representation (Binary)

In a typical representation of a floating point number :

- (1) Exponent is biased.
- (2) Mantissa or significant is normalized.

(1) Blased exponent

Exponent is represented using an excess -128 code. An 8 bit binary number represents values from 0 to 255. However, as we are adding 128 in the biased exponent, the actual exponent values represented will be -128 to 127.

Exponent value	Exponent value after biasing (+128)
-128	0 (000 0000) ₂
-127	1 (000 0001) ₂

Exponent value	Exponent value after biasing
0	128 (1000 0000) ₂
127	255 (1111 1111) ₂

Advantages of normalization

Very large or small exponents can easily be represented.

For example,

If the exponents are in the range -1050 to -900, we can select the biasing factor as 1050. With 1050 as biasing factor, -1050 will be represented as -1050 + 1050 = 0. -900 will be represented as -900 + 1050 = 150.

(2) Normalized mantissa

A binary floating point number is represented in normalized form, that is, the number is of the form $(\text{Significant starting with non-zero bit}) \times 2^{\pm (\text{exponent value})}$.

For example,

Binary number	Its normal form
11.101	.11101 $\times 2^3$
.00101	.101 $\times 2^{-2}$
1.01 $\times 2^5$.101 $\times 2^6$

Advantages of normalization

As for a normalized mantissa, the leftmost bit can be zero, therefore, it has to be 1. Thus, it is not necessary to store this first bit and it is assumed implicitly in the number. Therefore, a 23 bit mantissa can represent 23 + 1 = 24 bit significant.

Ex. 1.8.1

Represent (13.54)₁₀ in 32 bit register with

Exponent = 8 bits

Mantissa = 23 bits

Exponent is biased with biasing of 128 and Mantissa is normalized.

Soln. :

Step 1 : Converting 13.54 to its equivalent binary form

$$13 = 1101$$

$$.54 \times 2 = 1.08$$

$$.08 \times 2 = 0.16$$

$$.16 \times 2 = 0.32$$

$$.32 \times 2 = 0.64$$

.64 $\times 2$	= 1.28
.28 $\times 2$	= 0.56
.56 $\times 2$	= 1.12
.12 $\times 2$	= 0.24
.24 $\times 2$	= 0.48
.48 $\times 2$	= 0.96
.96 $\times 2$	= 1.92
.92 $\times 2$	= 1.84
.84 $\times 2$	= 1.68
.68 $\times 2$	= 1.36
.36 $\times 2$	= 0.72
.72 $\times 2$	= 1.44
.44 $\times 2$	= 0.88
.88 $\times 2$	= 1.76
.76 $\times 2$	= 1.52
.52 $\times 2$	= 1.04
.04 $\times 2$	= 0.08
.08 $\times 2$	= 0.16
.16 $\times 2$	= 0.32
.32 $\times 2$	= 0.64

Step 2 : Biasing :

$$\therefore 13.54 = 1101.100010100011110101110000$$

$$= 1101100010100011110101110000 \times 2^4$$

Exponent = 4

Exponent after biasing = 128 + 4

$$= 132$$

$$(132)_{10} = (10000100)_2$$

Step 3 : Normalization :

$$\text{Mantissa} = .1101 1000 1010 0011 1101 0111$$

First bit is not stored as it is assumed to be implicit (hidden).

Mantissa after normalization = .101 1000 1010 0011 1101 0111

32 bits

8 bits 23 bits

0 10000100 1010 0011 1101 0111

Sign Biased exponent Normalised mantissa

Representation of (13.54)₁₀ in floating point format:

Minimum value of significant :

The implicit first bit as 1 followed by 23 0's.

.1000 0000 0000 0000 0000 0000 (1 is hidden)

Decimal equivalent = $1 \times 2^{-24} = 0.5$

Maximum value of significant :

The implicit first bit 1 followed by 23 1's.

.1111 1111 1111 1111 1111 1111

Decimal equivalent :

$$\text{Binary} : 0.1111 1111 1111 1111 1111 1111$$

$$+ 0.0000 0000 0000 0000 0000 0001 = 2^{-24}$$

$$1.000 0000 0000 0000 0000 0000 0000$$

\therefore Maximum value of significant = $1 - 2^{-24}$

Therefore, in normalized mantissa and biased exponent form, the format of Fig. Ex. 1.8.1 can represent binary floating point number in the range.

Lowest negative number : Maximum significant and maximum exponent


$$= -(1 - 2^{-24}) \times 2^{127}$$

Highest negative numbers = Minimum significant and minimum exponent

$$= -0.5 \times 2^{-128}$$

Lowest positive number : 0.5×10^{-128}

Highest positive number : $(1 - 2^{-24}) \times 10^{127}$



Disadvantages of normalization

(1) From the Fig. Ex. 1.8.1, it is clear that 0 cannot be represented.


(2) A number in the range $0.5 \times 2^{-128} < > 0.5 \times 2^{127}$ cannot be represented as it will cause an underflow.

(3) ∞ can not be represented.

1.8.1 IEEE-754 Standard for Representing Floating Point Numbers

(Q) Explain the IEEE 754 standard for representing floating point numbers. (10 Marks)

- Representation of floating point number discussed in section 1.8 have many subtle problems.
- IEEE floating point standards addresses a number of such problems.
- Zero has definite representation in IEEE format.
- $\pm \infty$ has been represented in IEEE format. A $\pm \infty$ indicated that the result of an arithmetic expression is too large to be stored.
- If an underflow occurs, implying that a result is too small to be represented as a normalized number, it is encoded in a denormalized scale.
- Fig. 1.8.2 gives the representation of floating point numbers.



(a) Single precision = 32 bits



(b) Double precision = 64 bits

- base = 2
- Significand is in normalized form i.e. the first bit is 1 and it is hidden.
- S is sign bit.

(e.g. Fig. 1.8.2) Fig. 1.8.2 IEEE standard format

(e) Single precision (32 bits)

	Exponent (E)	Significant (N)	Value/Comments
	255	Not equal to 0	Does not represent a number
	255	0	$-\infty$ or $+\infty$ depending on sign bit
Normalized scale	$0 < E < 255$	Any	$\pm (1.N) 2^{E-127}$
Denormalized scale	0	Not equal to 0	$\pm (0.N) 2^{-126}$
	0	0	± 0 depending on sign bit

(b) Double precision (64 bits)

	Exponent (E)	Significant (N)	Value/Comments
	2047	Not equal to 0	Does not represent a number
	2047	0	$-\infty$ or $+\infty$ depending on sign bit
Normalized scale	$0 < E < 2047$	Any	$\pm (1.N) 2^{E-1023}$
Denormalized scale	0	Not equal to 0	$\pm (0.N) 2^{-1022}$
	0	0	± 0 depending on sign bit

Fig. 1.8.3 : Values of floating point numbers as per IEEE format

Example (1) : Represent $(200.625)_{10}$ in both single precision as well as double precision

Step 1 : Convert to binary

$$16 \quad 200$$

$$16 \quad 12 \quad C^8 \uparrow \quad (200)_{10} = (C8)_{16}$$

$$0 = (11001000)_2$$

$$0.625 \times 16 = 10 = A$$

$$\therefore (0.625)_{10} = (0.A)_{16} = (01010)_2$$

$$(200.625)_{10} = (11001000.1010)_2$$

$$11001000101 \times 2^7$$

Step 3 : Calculate biased exponent

For single precision

$$\text{Biased exp} = exp + 127$$

$$= (134)_{10}$$

$$= (10000110)_2$$

For double precision

$$\text{Biased exp} = exp + 1023 = (1030)_{10}$$

$$= (10000000110)_2$$

Step 4 : Find representation

Single precision

	31	30	23 22	0
S	Biased exp	Mantissa		
0	10000110	100100010100		

Double precision

63	62	52	51	0
S	Biased exponent	mantissa		
0	10000000110	100100010100		

Example (2) : Represent $-(0.125)_{10}$ in both single precision as well as double precision

Step 1 :

$$(0.125)_{10} = 2 = (0.001)_2$$

Step 2 : Normalization

$$10 \times 2^{-3}$$

Step 3 : Single precision

$$\text{Biased exp} = -3 + 127$$

$$= (124)_{10}$$

$$= (0111100)_2$$

Double precision

$$= -3 + 1023$$

$$= 1020$$

$$= (01111111100)_2$$

Single precision

31	30	23 22	0
S	Biased exp	Mantissa	
1	01111100	00...	

Double precision

63	62	52	51	0
S	Biased exp	Mantissa		
1	01111100	00...		

Note : The biased exponent can be in the range 1-254 for single precision (exponent range is -128 to +127) and 1 - 2046 for double precision (exp range -1022 to +1023). The biased exp values 0 and 255 for single precision & (0 and 2047 for double precision) are used to represent zero, ∞ , denormalized form, NaN (Not a Number).

Ex. 1.8.2

Represent $(178.1875)_{10}$ in single and double precision floating point format.

Soln. :

Convert given decimal number into its equivalent binary

$$178 = 10111100$$

$$.1875 \times 2 = 0.3750$$

$$.3750 \times 2 = 0.7500$$

$$.7500 \times 2 = 1.500$$

$$.500 \times 2 = 1.000$$

$$\therefore (178.1875)_{10} = (10111100.0011)_2$$

(a) Single precision format

In IEEE format, the value of a number for given exponent (E) and significant (N) is given by $(1.N) 2^{E-127}$ in order to represent $(10111100.0011)_2$, we must convert it into the form $(1.N) 2^{E-127}$.

$$10111100.0011 = 1.01111011 \times 2^5$$

$$5 = E - 127$$

$$\therefore E = 127 + 5 = 132$$

$$(132)_{10} = (100000100)_2$$

0	1	11 12	63
S	Biased exponent	Significand(N)	
0	100000100	011110110000.....0000	

(b) Double precision format

In IEEE double precision format, the value of a number for given exponent (E) and significant (N) is given by $(1.N) 2^{E-1023}$.

$$In order to represent $(10111100.0011)_2$, we must convert it into the form $(1.N) 2^{E-1023}$.$$

$$10111100.0011 = 1.01111011 \times 2^5$$

$$5 = E - 1023$$

$$\therefore E = 1023 + 5 = 1028$$

$$(1028)_{10} = (10000000100)_2$$

0	1	11 12	63
S	Biased exponent	Significand(N)	
0	10000000100	011110110000.....0000	

Ex. 1.8.3

Represent $(309.1875)_{10}$ in single precision and double precision format.

Soln. : Convert given decimal number into its equivalent binary.

$$(309)_{10} = (100110101)_2$$

$$.1875 \times 2 = 0.3750$$

$$.3750 \times 2 = 0.7500$$

Computer Organization & Archi. (MU-Sem 4-CSE) 1-27

Introduction to Computer Organization & Architecture

Step 3 :

Biased exponent = $127 + 5 = (132)_{10} = (10000100)_2$

5 Biased exponent mantissa

0	10000100	0001101000...
---	----------	---------------

3130 23 22

Ex. 1.8.5 Dec. 2016. 10 Marks

Convert $(127.125)_{10}$ in IEEE-754 single precision floating point representation.

Soln. :

Step 1 :

16 | 127
16 | 7 (15) F $\therefore (127)_{10} = (7F)_{16}$
0 | 7

0.125 × 16 = 2.000
 $\therefore (0.125)_{10} = (2)_{16} = (0.001)_2$
 $\therefore (0.125)_{10} = (2)_{10} = (0.000)$

Step 2 : $(127 - 125)_{10} = (0111\ 1111.0010)_2 = (1.11111001)_2 \times 2^6$

Step 3 : Biased exponent

(i) For single Precision $\Rightarrow 127 + 6 = (133)_{10} = (10000101)_2$
(ii) For double Precision $\Rightarrow 1023 + 6 - (1029)_{10} = (10000000101)_2$

(a) Single precision

31 30	23 20	0
S Biased Exponent	Mantissa	
0 10000101	11111100100...	

(b) Double Precision

63 62	52 51	0
S Biased Exponent	Mantissa	
0 1000000101	11111100100...	

Ex. 1.8.4 May 2016 5 Marks

Express $(35.25)_{10}$ in the IEEE single precision standard of floating point representation.

Soln. :

$(35.25)_{10} = (35)_{10} = (23)_{16} = (00100011)_2$
 $(0.25)_{10} = (0.01)_2$
 $\therefore (35.25)_{10} = (100011.01)_2$
 $(35.25)_{10} = (1.0001101)_2 \times 2^5$

Syllabus Topic : Floating Point Arithmetic: Addition, Subtraction, Multiplication, Division

Q. Explain with flowchart addition and subtraction of floating point numbers:

Computer Organization & Archi. (MU-Sem 4-CSE) 1-28

Introduction to Computer Organization & Architecture

In floating point arithmetic, addition and subtraction are more complex than multiplication and division. Addition and subtraction operations are carried out in four basic phases :

- (1) Check for zeros.
- (2) Align the significant
- (3) Add or subtract the significant
- (4) Normalize the result

First number $X = M \times B^E$
Second number $Y = N \times B^F$

Arithmetic operations :

$$X + Y = (M \times B^{E-Y} + N) B^E$$

$$X - Y = (M \times B^{E-Y} - N) B^E$$

$$X * Y = (M * N) B^{E+F}$$


$$X / Y = (M / N) B^{E-F}$$


Fig 1.9.1

.7500 × 2 = 1.5000
 .5000 × 2 = 1.0000
 $\therefore 309.1875 = 100110101.0011$
 $(1.N) \times 2^{E-127}$

(a) Single precision format
 In IEEE single precision format, the value of a number for given exponent (E) and significant (N) is given by
 $(1.N) \times 2^{E-127}$.

In order to represent 100110101.0011, we must convert it into the form $(1.N) \times 2^{E-127}$.

$$\begin{aligned} 100110101.0011 &= 1.001101010011 \times 2^8 \\ 8 &= E - 127 \\ \therefore E &= 127 + 8 = 135 \\ (135)_{10} &= (10000111)_2 \\ \begin{array}{c|c|c|c} 0 & 1 & 8 & 9 \\ \hline 00000111 & 001101010011 & \dots & 0000 \end{array} \end{aligned}$$

Sign bit
 Exponent(E)
 (0 for positive number)

Significant(N)

(b) Double precision format

In IEEE double precision format, the value of a number for given exponent (E) and significant (N) is given by,
 $(1.N) \times 2^{E-1023}$

In order to represent 100110101.0011, we must convert it into the form $(1.N) \times 2^{E-1023}$.

$$\begin{aligned} 100110101.0011 &= 1.001101010011 \times 2^8 \\ 5 &= E - 1023 \\ \therefore E &= 1023 + 8 = 1031 \\ (1031)_{10} &= (10000000111)_2 \end{aligned}$$

Ex. 1.8.4 May 2016 5 Marks
 Express $(35.25)_{10}$ in the IEEE single precision standard of floating point representation.

Soln. :

$$(35.25)_{10} = (35)_{10} = (23)_{10} = (00100011)_2$$

$$(0.25)_{10} = (0.01)_3$$

$$\therefore (35.25)_{10} = (100011.01)_2$$

$$\text{Step 2: } (35.25)_{10} = (1.0001101)_2 \times 2^4$$

Step 3 :

$$\text{Biased exponent} = 127 + 5 = (132)_{10} = (10000100)_2$$

5 Biased exponent mantissa

0	10000100	0001101000.....
3130	23 22	0

Ex. 1.8.5 Dec. 2016. 10 Marks

Convert $(127+125)_{10}$ in IEEE-754 single and double precision floating point representation.

Soln. :

Step 1 :

$$\begin{array}{c|c|c|c} 16 & 127 & & \\ \uparrow & \uparrow & & \\ 16 & 7 & (15)F & \\ \uparrow & & & \\ 0 & 7 & & \end{array} \quad \therefore (127)_{10} = (7F)_{16} = (01111111)_2$$

$$0.125 \times 16 = 2.000$$

$$\therefore (0.125)_{10} = (2)_{16} = (0.001)_2$$

$$\therefore (0.125)_{10} = (2)_{16} = (0.000)_2$$

$$\text{Step 2: } (127 - 125)_{10} = (01111111.0010)_2$$

$$= (1.11111001)_2 \times 2^6$$

Step 3 : Biased exponent

$$(i) \text{ For single Precision} \Rightarrow 127 + 6 = (133)_{10} = (10000010)_2$$

$$(ii) \text{ For double Precision} \Rightarrow 1023 + 6 - (1029)_{10} = (10000000101)_2$$

(a) Single Precision

31	30	23 20	0
S	Biased Exponent	Mantissa	

0	10000101	11111100100.....
---	----------	------------------

Sign bit
 Exponent(E)
 (0 for positive)

(b) Double Precision

63	62	52 51	0
S	Biased Exponent	Mantissa	

0	10000000101	1111100100.....
---	-------------	-----------------

Syllabus Topic : Floating Point Arithmetic : Addition, Subtraction, Multiplication, Division

1.9 Floating Point Arithmetic : Addition, Subtraction, Multiplication, Division

Q. Explain with flowchart addition and subtraction of floating point numbers. (10 Marks)

In floating point arithmetic, addition and subtraction are more complex than multiplication and division. Addition and subtraction operations are carried out in four basic phases :

- (1) Check for zeros.
- (2) Align the significant
- (3) Add or subtract the significant
- (4) Normalize the result

First number $X = M \times B^x$

Second number $Y = N \times B^y$

Arithmetic operations :

$$X + Y = (M \times B^{x-y} + N) B^y \quad \text{Exponent } x \leq \text{exponent } y$$

$$X - Y = (M \times B^{x-y} - N) B^y$$

$$X * Y = (M * N) B^{x+y}$$

$$X / Y = (M / N) B^{x-y}$$

In the next phase, exponents of the two numbers X and Y are made equal. Alignment is achieved by shifting either the smaller number to its right (increasing its exponent) or shifting the larger number to the left.

Since either operation may result in loss of digits, it is the smaller number that is shifted. The alignment is achieved by repeatedly shifting the magnitude portion of the significant right 1 digit and incrementing the exponent until the two digits exponents are equal.

Next, the two significant are added together, taking into account their signs. Since the sign may differ, the result may be 0. There is also the possibility of significant over flow.

Finally, result is normalized. Normalization consists of shifting significant digits left until the most significant digit is nonzero. Each shift causes a decrement of the exponent and thus could cause an exponent underflow.

Fig 1.9.1 Addition and subtraction in float type data





Fig 1.9.1

1.9.1 Multiplication

Q. Explain with flowchart multiplication of floating point numbers. (10 Marks)

- If either of the operand is 0, 0 is reported as the result.
- Next, exponents are added together. If the exponents are stored in biased form, the exponent sum would have doubled the bias. Thus, the bias must be subtracted from the sum. The result could cause either an exponent overflow or underflow.
- Next, if the exponent of the product is within the proper range, significant are multiplied together.
- After the product is calculated, the result is then normalized. Normalization may result in exponent underflow.



(a) Fig. 1.9.2 : Floating point multiplication ($Z = X * Y$)


1.9.2 Division

Q. Explain with flowchart division of floating point numbers. (10 Marks)

- If the divisor is 0, result is set to infinity.
- If the dividend is 0, result is set to zero.

- Next, the divisor exponent is subtracted from dividend exponent. This removes the bias to be added back.

- Exponent is checked for underflow or overflow.
- Next, significant are divided.
- Normalization and rounding are subsequently.



(b) Fig. 1.9.3 : Floating point division ($Z = X / Y$)

1.10 Exam Pack (University and Previous Year Questions)
Syllabus Topic : Introduction

- Q. Compare Computer Architecture and organization. (Ans.: Refer section 1.1) (Dec. 2015, 5 Marks)
- Q. Differentiate between Computer Organization and Computer Architecture. (Ans.: Refer section 1.1) (Dec. 2015, 5 Marks)
- Q. List different memory organization characteristics. (Ans.: Refer section 1.1) (Dec. 2015, 5 Marks)
- Q. Differentiate between Computer Architecture and Computer organization. (Ans.: Refer section 1.1) (May 2016, 5 Marks)
- Q. Differentiate between Computer Organization and Architecture. (Ans.: Refer section 1.1) (Dec. 2016, 5 Marks)
- Q. Explain the structural overview of a computer. (Ans.: Refer section 1.2.1) (May 2015, 6 Marks)
- Q. Explain various signed and unsigned number representations for integers. (Ans.: Refer section 1.5) (10 Marks)
- Q. Explain shift and add method of multiplication with hardware and flowchart. (Ans.: Refer section 1.5.2) (10 Marks)
- Q. Explain booth's principle. (Ans.: Refer section 1.5.3) (5 Marks)
- Q. Explain the Booth's method of multiplying signed numbers with hardware and flowchart. (Ans.: Refer section 1.5.3) (10 Marks)
- Q. Draw the flow chart for Booth's algorithm for Two's Complement Multiplication. (Ans.: Refer section 1.5.3) (May 2014, 5 Marks)
- Q. Using booth's algorithm show the multiplication of 7×5 . (Ans.: Refer Ex. 1.5.16) (May 2014, 7 Marks)
- Q. Draw flow chart of Booth's algorithm. (Ans.: Refer section 1.5.3) (Dec. 2014, 5 Marks)
- Q. Multiply $(-2)_10$ and $(-5)_10$ using Booth's Algorithm. (Ans.: Refer Ex. 1.5.17) (Dec. 2014, 10 Marks)
- Q. Draw flowchart for Booth's Algorithm for two's complement multiplication. (Ans.: Refer section 1.5.3) (May 2015, 3 Marks)
- Q. Draw the flow chart for Booth's Algorithm for two's complement multiplication. (Ans.: Refer section 1.5.3) (Dec. 2015, 4 Marks)
- Q. Using Booth's algorithm show the multiplication of -3 and -7 . (Ans.: Refer Ex. 1.5.18) (Dec. 2015, 6 Marks)
- Q. Multiply $(-10)_10$ and $(-4)_10$ using Booth's algorithm. (Ans.: Refer Ex. 1.5.19) (May 2016, 10 Marks)
- Q. Multiply $(-7)_10$ with $(4)_10$ by using Booth's algorithm of Multiplication. (Ans.: Refer Ex. 1.5.20) (Dec. 2016, 10 Marks)

Introduction to Computer Organization & Architecture
Syllabus Topic : Basic Organization of Computer and Block Level Description of Functional Units

- Q. Explain with hardware requirement how to add and subtract integer numbers. (Ans.: Refer section 1.5.5) (5 Marks)

Syllabus Topic : Division of Integers: Restoring

- Q. Using unsigned Binary Division method, divide 7 by 3. (Ans.: Refer Ex. 1.6.9) (May 2015, 6 Marks)
- Q. Draw the flow chart for restore division algorithm. (Ans.: Refer section 1.6.1) (May 2017, 4 Marks)

Syllabus Topic : Division of Integers : Non-Restoring Methods

- Q. Explain non-restoring method of division with flowchart. (Ans.: Refer section 1.7) (5 Marks)

Syllabus Topic : Floating-Point Representation : IEEE 754 Floating Point Number Representation

- Q. Explain the IEEE 754 standard for representing floating point numbers. (Ans.: Refer section 1.8.1) (May 2015, 6 Marks)

Syllabus Topic : IEEE 754 Standard for Binary Floating Point Representation

- Q. Show IEEE 754 standards for binary floating-point representation for 32 bit single format and 64 bit double format. (Ans.: Refer section 1.8) (May 2014, 3 Marks)

Syllabus Topic : IEEE 754 Standard for Floating Point Number Representation

- Q. Explain IEEE 754 standards for Floating Point number representation. (Ans.: Refer section 1.8) (May 2015, 6 Marks)

Syllabus Topic : IEEE 754 Standard for Binary Floating Point Representation

- Q. Show IEEE 754 standards for Binary Floating Point Representation for 32 bit single format and 64 bit double format. (Ans.: Refer section 1.8) (Dec. 2015, 5 Marks)

Syllabus Topic : IEEE 754 Standard for IEEE Single Precision Standard of Floating Point Representation

- Q. Express $(35.25)_{10}$ in the IEEE single precision standard of floating point representation. (Ans.: Refer Ex. 1.8.4) (May 2016, 5 Marks)

Syllabus Topic : IEEE 754 Standard for IEEE Double Precision Standard of Floating Point Representation

- Q. Convert $(127.125)_{10}$ in IEEE-754 single and double precision floating point representation. (Ans.: Refer Ex. 1.8.5) (Dec. 2016, 10 Marks)

Syllabus Topic : IEEE 754 Standard for IEEE Double Precision Standard of Floating Point Representation

- Q. Show IEEE 754 standards for binary floating point representation for 32 bit single format and 64 bit double format. (Ans.: Refer section 1.8) (May 2017, 10 Marks)

Computer Organization & Arch. (MU-Sem 4-CSE) 1-31
Syllabus Topic : Floating Point Arithmetic :
 Addition, Subtraction, Multiplication, Division
 Q. Explain with flowchart addition and subtraction of floating point numbers.
 (Ans. : Refer section 1.9) (10 Marks)

Introduction to Computer Organization & 1-31
 Explain with flowchart multiplication of floating point numbers. (Ans. : Refer section 1.9.1)
 Explain with flowchart division of floating point numbers. (Ans. : Refer section 1.9.2)

CHAPTER 2

Module II

Processor Organization and Architecture

Syllabus

Von Neumann model, Harvard Architecture, Register Organization, Instruction formats, addressing modes, Instruction cycle, Instruction interpretation and sequencing, ALU and Shifters, Basic pipelined datapath and control, Data dependences, data hazards, Branch hazards, delayed branches, branch prediction, Performance measures – CPI, speedup, efficiency, throughput and Amdahl's law.

Syllabus Topic : Von Neumann Model

2.1 Von Neumann and Harvard Architecture

→ (MU - May 2014, Dec. 2014, May 2015, Dec. 2015, Dec. 2016)

- What is stored program concept? [May 14, 3 Marks]
- Define stored program concept and draw Von Neumann's Architecture. [Dec. 14, 5 Marks]
- What is stored program concept in digital computer? [May 15, 3 Marks]
- Explain role of different registers like IR, PC, SP, AC, MAR and MDR used in Von Neumann model. [Dec. 15, 5 Marks]
- Explain Von Neumann architecture in detail. [Dec. 16, 5 Marks]

There are two ways of memory interfacing architectures for a processor depending on the processor design. The first one is called Von Neumann architecture and later Harvard architecture.

2.1.1 Von Neumann Architecture

Q. Explain von Neumann's system. (5 Marks)




Fig. 2.1.1

- Fig. 2.1.1 shows the connection for Von Neumann architecture of computer.
- The name is derived from the mathematician and early computer scientist John Von Neumann.




Fig. 2.1.2 : Von Neumann Architecture of a computer

- The computer has a common memory for data as well as code to be executed.
- The processor needs two clock cycles to complete an instruction, first to get an instruction and second to get the data.
- This system has three units CPU, Memory and I/O devices. The CPU has two units Arithmetic Unit and Control unit. Let us discuss these units in detail:

→ 1. Input unit

A computer accepts inputs from the user through these devices i.e. input devices. The commonly used input devices are keyboard and mouse. Besides that, there are

Computer Organization & Design
Syllabus Topic : Floating Point Arithmetic :
Addition, Subtraction, Multiplication, Division
Q. Explain with flowchart addition and subtraction of floating point numbers.
(Ans. : Refer section 1.9) (10 Marks)

numbers. (Ans. : Refer section 1.9.1)
Explain with flowchart multiplication of numbers. (Ans. : Refer section 1.9.1)
Explain with flowchart division of numbers. (Ans. : Refer section 1.9.2)



Processor Organization and Architecture

Module II

Syllabus

Von Neumann model, Harvard Architecture, Register Organization, Instruction formats, addressing modes, instruction cycle. Instruction interpretation and sequencing, ALU and Shifters, Basic pipelined datapath and control, Data dependences, data hazards, Branch hazards, delayed branches, branch prediction, Performance measures – CPI, speedup, efficiency, throughput and Amdahl's law.

Syllabus Topic : Von Neumann Model

2.1 Von Neumann and Harvard Architecture

→ (MU - May 2014, Dec. 2014, May 2015, Dec. 2015, Dec. 2016)

2. What is stored program concept? May 14, 3 Marks
2. Define stored program concept and draw Von Neumann's Architecture. Dec. 14, 5 Marks
2. What is stored program concept in digital computer? May 15, 3 Marks
2. Explain role of different registers like IR, PC, SP, AC, MAR and MDR used in Von Neumann model. Dec. 15, 5 Marks
2. Explain Von Neumann architecture in detail. Dec. 16, 5 Marks

There are two ways of memory interfacing architectures for a processor depending on the processor design. The first one is called Von Neumann architecture and later Harvard architecture.

2.1.1 Von Neumann Architecture

Q. Explain von Neumann's system. (5 Marks)




Fig. 2.1.1

Fig. 2.1.1 shows the connection for Von Neumann architecture of computer.

The name is derived from the mathematician and early computer scientist John Von Neumann.




Fig. 2.1.2 : Von Neumann Architecture of a computer

- The computer has a common memory for data as well as code to be executed.
- The processor needs two clock cycles to complete an instruction, first to get an instruction and second to get the data.
- This system has three units CPU, Memory and I/O devices. The CPU has two units Arithmetic Unit and Control unit. Let us discuss these units in detail.

→ 1. Input unit

A computer accepts inputs from the user through these devices i.e. input devices. The commonly used input devices are keyboard and mouse. Besides that, there are

Detailed structure of the CPU

The block diagram of the computer processor Neumann have a minimal number of registers and an instruction was allowed to contain only one address. Fig. 2.1.3 gives the detailed structure of the above blocks. This computer has a small set of registers. The structure shown in Fig. 2.1.3 consists of the following:

→ **2. Output unit**

The result is given back by the computer to the user through an output device. Input devices and output devices are also called as human interface devices, because they are used to interface the human to the computer. The mainly used output devices are monitor and printer. But there are many other output devices like plotter, speaker etc.

→ **3. Arithmetic and Logic Unit (ALU)**

Arithmetic or logic operations like multiplication, addition, division, AND, OR, EXOR etc. are performed by ALU. Operands are brought into the ALU, where the necessary operation is performed.

→ **4. Control unit**

The control unit as we know is the main unit that controls all the operations of the system, inside and outside the processor. The memory or I/O devices have to be controlled by the computer to perform the operation according to the instruction given to it.

→ **5. Memory unit**

Memory is used to store the programs and data for the computer. The instructions from the programs are taken by the processor, decoded and executed accordingly. The data is also stored in the memory. The data is taken from memory and the operation is performed on that data, as well as the results are stored in the memory. In some cases the input to an operation and the result may also be from input and output devices. Memory in the Von Neumann system has a special organization wherein the data and instructions are stored in the same memory. We will see about this in the subsequent section.

Key features of a Von Neumann machine

- The Von Neumann machine uses stored program concept. The program and data are stored in the same memory unit.
- Each location of the memory has a unique address i.e. no two locations have the same memory address.
- Execution of instruction in Von Neumann machine is carried out in a sequential manner (unless explicitly altered by the program itself) from one instruction to the next.




Fig. 2.1.3 : Structure of the CPU

→ **Program Counter (PC)**

It always contains the address of the next instruction to be executed.

→ **Instruction Register (IR)**

It holds the current instruction i.e. the operand of the instruction to be executed.

→ **Memory Address Register (MAR)**

The address from which the data or instruction is fetched is provided by the processor through MAR. It is used to forward the address of memory location where data is to be stored.

Execution of a program by Von Neumann machine

- The program to be executed is stored in memory.

A register, PC (Program counter) always points to the first instruction of the program when the computer starts. CPU fetches the instruction pointed by PC. PC contents are automatically incremented to point to the next instruction.

→ **Accumulator (AC)**

It normally provides one of the operands to stores the result.

→ **Data Register (DR)**

It acts as buffer storage between the CPU and memory or I/O devices.

$$PC = PC + 1 = 0 + 1 = 1$$




Fig. 2.1.4 : Instruction pointed by PC is fetched by the CPU for execution. Subsequently PC is made to point to the next instruction

Fetching an Instruction

CPU interacts with memory through two special registers :

- (1) **MAR (Memory Address Register)** : It provides address of memory location from where data or instruction is to be retrieved or to which data is to be stored.

- (2) **DR (Data Register)** : It acts as buffer storage between the main memory and the CPU.

The function and operation of these registers will be understood by the example below.

- The instruction to be executed is brought from the memory to the CPU, through the following steps :

- (1) The address of the instruction is transferred from PC to MAR.
- (2) MAR puts this address on the address bus for selection of the required location of the memory.
- (3) Control Unit generates the RD (read control signal) signal to perform read operation on memory. Required instruction is given on data bus by the memory. Instruction on data bus is accepted in DR (Data Register).

Execution of Instruction

- The fetched instruction is in the form of binary code and is loaded into instruction register (IR) from DR (Data Register). The instruction specifies what action the CPU has to take.
- The CPU interprets the instruction and performs the required action. The action could be :
 - (1) Data transfer between CPU and memory.
 - (2) Data transfer between CPU and I/O.
 - (3) The CPU may perform an arithmetic or logic operation on data.

Syllabus Topic : Harvard Architecture**2.1.2 Harvard Architecture**

Fig. 2.1.5

- Fig. 2.1.5 shows the connection for Harvard computer architecture.
- The name is originated from Harvard's, "Harvard Mark I" a relay based old computer.
- In this case there are two separate memories for storing data and program.
- In this case the processor can simultaneously access instruction as well as the data and hence can complete an instruction execution in one cycle.


Syllabus Topic : Register Organization**2.2 CPU Architecture and Register Organization**

Fig. 2.2.1 shows the architecture of microprocessor. This architecture is divided in different groups as follows :

(i) Registers

- (ii) Arithmetic and logic unit
- (iii) Interrupt control
- (iv) Timing and control circuitry.
- It consists of PIP0 (Parallel in parallel out) register as shown in Fig. 2.2.2.
- This section is also called as scratch pad memory. It stores data and address of memory.
- The register organization affects the length of program, the execution time of program and simplification of the program. To achieve better performance, the number of registers should be large.
- The architecture of microcomputer depends upon the number and type of the registers used in microprocessor. It consists 8-bit registers or 16 bit registers.
- The register section varies from microprocessor to microprocessor.
- The registers are used to store the data and address.
- These registers are classified as :
 - o Temporary registers
 - o General purpose registers
 - o Special purpose registers.
- (I) Register section




Fig. 2.2.2 : 8 bit register

→ (II) Arithmetic and logical unit

- This section processes data i.e. it performs arithmetic and logical operations.
- It performs arithmetic operations like addition, subtraction and logical operations like ANDing, ORing, EX-ORing, etc.
- The ALU is not available to the user. Its word length depends upon the width of an internal data bus.
- The ALU is controlled by timing and control circuits.
- It accepts operands from memory or register. It stores result of arithmetic and logic operations in register or memory.

- It provides status of result to the flag register. Flag register shows status of result.
- ALU looks after the branching decisions.
- (III) Interrupt control

This block accepts different interrupt request inputs. When a valid interrupt request is present it informs control logic to take action in response to each signal.
- (IV) Timing and control unit

This is a control section of microprocessor made up of synchronous sequential logic circuit.

 - It controls all internal and external circuits.
 - It operates with reference to clock signal.
 - This accepts information from instruction decoder and generates micro steps to perform it. In addition to this the block accepts clock inputs, performs sequencing and synchronizing operations. The synchronization is required for communication between microprocessor and peripheral devices. To implement this it uses different status and control signals.
 - The basic operation of a microprocessor is regulated by this unit.
 - It synchronizes all the data transfers.
 - This unit takes appropriate actions in response to external control signals.

Syllabus Topic : Instruction formats

2.2.1 Instruction Formats

Q. Write a short note on instruction formats. (5 M)

- The Control Unit and the ALU (Arithmetic and Logic Unit) along with some registers constitute the Central Processing Unit.
- Fig. 2.2.3 shows the basic components of the computer and their interconnection. Also the internal components of the CPU are shown in the Fig. 2.2.3. The computer consists of three basic components namely the CPU, memory and I/O devices connected with each other via the buses.
- Input devices are required to give the instructions and data to the system. The output devices are used to give the output devices.
- The instructions and the data given by the input device are to be stored, and for storage we require memory.

- The use of these registers will be further seen in the next section named as Instruction Cycle.

2.2.2 Instruction Word Format - Number of Addresses


- Q. Explain single address, two address and three address instructions. (5 Marks)

Elements of an Instruction

1. Operation code (Opcode) is that part of the instruction which gives the code for the operation to be performed.
2. Source Operand reference or address 1, gives the reference of the data on which the operation is to be performed. This address could be a register, memory or an input device.
3. Source Operand reference or address 2, gives the reference of the second data on which the operation is to be performed. This address could again be a register, memory or an input device.
4. Result Operand reference gives the reference where the result after performing operation is to be stored. The result could be stored in the register, memory or given to an output device.
5. An instruction may have only one address with the other two fixed, or may have two addresses with one of the source operand address as the result operand address. Hence the instruction can have one, two or three addresses.

The Fig. 2.2.4 shows an example of a simple instruction format with one and two addresses.

Fig. 2.2.3 : Basic Components of the computer and the CPU



PC = Program counter
 IR = Instruction register
 MAR = Memory address register
 MBR = Memory buffer register
 I/O AR = Input/Output address register
 I/O BR = Input/Output buffer register
 ALU = Arithmetic and Logic Unit
 CU = Control Unit

- PC = Program counter
- IR = Instruction register
- MAR = Memory address register
- MBR = Memory buffer register
- I/O AR = Input/Output address register
- I/O BR = Input/Output buffer register
- ALU = Arithmetic and Logic Unit
- CU = Control Unit

- The Fig. 2.2.4 shows an example of a simple instruction format with one and two addresses.

Opcode Operand Address 1

(a) Single address instruction format

Opcode Operand Address 1 Operand Address 2

(b) Two address instruction format

Fig. 2.2.4 : Instruction Word Formats

- Three address, One address, and Zero address instructions.

→ Zero address instructions

- PUSH A ; ToS <- A
- PUSH B ; ToS <- B
- ADD ; ToS <- A + B
- PUSH C ; ToS <- C
- PUSH D ; ToS <- D

- ADD : ToS < C + D
- MUL : ToS < (A + B) * (C + D)
- PUSH E : ToS < E
- PUSH F : ToS < F
- SUB : ToS < (E - F)
- DIV : ToS < (A + B) * (C + D) / (E - F)
- POP X : M[X] < ToS
- * One address Instructions**
- LOAD A : AC < M[A]
- ADD B : AC < AC + M[B]
- STORE P : M[P] < AC
- LOAD C : AC < M[C]
- ADD D : AC < AC + M[D]
- MUL P : AC < AC * M[P]
 - i.e. AC < (A + B) * (B + C)
- STORE P : M[P] < AC
- LOAD E : AC < M[E]
- SUB F : AC < AC - M[F]
- STORE Q : M[Q] < AC
- LOAD P : AC < M[P]
- DIV Q : AC < AC / M[Q]
 - i.e. AC < (A + B) * (C + D) / (E - F)
- STORE X : M[X] < X
 - i.e. X < (A + B) * (C + D) / (E - F)
- * Accumulator type one address format**
- LOAD A : AC < M[A]
- MUL B : AC < AC * M[B]
- STORE P : M[P] < AC
- LOAD C : AC < M[C]
- MUL D : AC < AC * M[D]
- SUB E : AC < AC - M[E]
- ADD P : AC < AC + M[P]
 - i.e. AC < (A + B) + (C * D - E)
- STORE P : M[P] < AC
- LOAD A : AC < M[A]
- ADD B : AC < AC + M[B]
- STORE Q : M[Q] < AC
- LOAD P : AC < M[P]
- DIV Q : AC < AC / M[Q]
 - i.e. AC < ((A * B) + (C * D - E)) / (A + B)
- STORE X : M[X] < X
 - i.e. X < ((A * B) + (C * D - E)) / (A + B)

Processor Organization and Architecture

Three address Instructions

((A*B) + (C*D - E)) / (A + B)
 ADD R1,R2,B ; R1 < M[A] + M[B]
 MUL R2,C,D ; R2 < M[C] * M[D]
 SUB R2,R2,E ; R2 < R2 - M[E]
 ADD R1,R1,R2 ; R1 < R1 + R2 i.e. R1 < ((A*B) + (C*D - E))
 ADD R2,A,B ; R2 < A + B
 DIV X,R1,R2 ; M[X] < R1/R2 i.e. X < ((A*B) + (C*D - E)) / (A + B)

Reverse Polish Notation

Explain polish notation.

- Reverse Polish Notation (RPN) is a notation wherein the operator follows all operands. The RPN is also known as Postfix and is parenthesis-free.
- The polish notation use to follow the sequence operator followed by its operands, and hence reverse polish notation gets its name. The name notation is derived from its origin country.
- The Reverse Polish notation was proposed in Burks, Warren, and Wright and was independently reinvented by F. L. Bauer and E. W. Dijkstra in early 1960s. This notation helps to reduce computation time and to utilize the stack to evaluate expressions.
- During the 1970s and 1980s, RPN was even less popular than infix notation among the general public, as it was widely used in calculators.
- In Reverse Polish notation the operators follow their operands. This means that the operands are mentioned first and then their operator, for example, to add 4 and 5, one would write "3 4 +" rather than "3 + 4".
- If there are multiple operations, then the operations are given immediately after its second operand. For example, the expression written "3 - 4 + 5" in conventional infix notation would be "3 4 - 5 +" in RPN.
- An advantage of RPN is that it removes the need for parentheses.

Syllabus Topic : Instruction Cycle

2.2.4 Basic Instruction Cycle

Q. Explain basic instruction cycle. (8 Marks)

- The instruction cycle is a representation of the states that the computer or the microprocessor performs when executing an instruction.
 - The instruction cycle comprises of two main steps to be followed to execute the instruction, namely, the fetch operation in the fetch cycle and the execution operation during the execute cycle.
- ```

graph TD
 Start((Start)) --> Fetch[Fetch cycle]
 Fetch --> Execute[Execute cycle]
 Execute --> Halt((Halt))
 Execute --> Fetch

```

The diagram illustrates the basic instruction cycle as a continuous loop. It starts at 'Start', moves to the 'Fetch cycle' (containing 'Fetch next instruction'), then to the 'Execute cycle' (containing 'Execute instruction'), and finally to 'Halt'. From 'Halt', the process loops back to 'Fetch next instruction' in the 'Fetch cycle'.
- Fig. 2.2.5 shows the basic instruction cycle. It comprises of the fetch and executes cycle in a loop to execute huge number of instructions, until it reaches the halt instruction.
- The fetch cycle comprises of the following operations :
    1. Program Counter (PC) holds address of next instruction to fetch; hence the CPU (Processor) fetches instruction from memory location pointed to by PC. This is done by providing the value of the PC to the MAR and giving the Read control signal to the memory. On this the memory provides the value in the given address (which is the instruction) to MBR.
    2. The PC value has to be incremented to point to the next instruction. (Sometimes the value of PC may have been completely changed in case of some special instructions called as branching instructions).
    3. The instruction is loaded into Instruction Register (IR) from the MBR.
    4. Finally the processor interprets or decodes the instruction. The processor performs required operations in the execute cycle.
  - In the execute cycle the operation asked to be performed by the instruction is done. It may comprise of one or more of the following operations :
    1. Transfer of data between processor and memory or between processor and IO module.

2. Processing of data like some arithmetic or logical operations on data.
3. Change of the sequence of operation i.e. branching instructions.

##### 2.2.5 Interrupt Cycle

###### Q. Explain the instruction cycle with interrupt. (8 Marks)

- Fetch and execute are not the only two states in the instruction cycle. There is one more state i.e. Interrupt cycle.
- In this subsection we will see the concept of interrupt in short and the interrupt cycle.
- Interrupt is a mechanism by which I/O modules can interrupt normal sequence of processing. Interrupt can be because of some request from an I/O device to service that particular device. This service may be take or give data or some control operation. It may also be because of some unexpected operation in the program execution by the CPU itself.
- Interrupt cycle as discussed earlier is added to instruction cycle. During this cycle the processor checks for interrupt, and if present and enabled services the same.
- If no interrupt is present then it fetches the next instruction else if interrupt pending then it performs the following operations :
  1. Suspend the execution of current program.
  2. Save the context of the current program under execution.
  3. Set the PC value to start address of interrupt handler routine also called as interrupt service routine. Interrupt service routine is a small program which when executed, services the interrupting source.
  4. Process the interrupt service routine (ISR) and then.
  5. Restore the context and continue execution of the interrupted program.
- Thus the complete basic instruction cycle with Interrupts can be as shown in the Fig. 2.2.6.




Fig. 2.2.6 : Complete basic instruction cycle

- You will notice in Fig. 2.2.6, the interrupts are checked for, after the execute cycle and processed if enabled else, it fetches the next instruction.
- The detailed instruction cycle is shown in Fig. 2.2.7.




Fig. 2.2.7 : Detailed Instruction cycle

- In Fig. 2.2.7, there are some states drawn on the upper side, while some on the lower side. The ones on the upper side are the operations carried out on the buses or external operations, while the ones at the lower level are the operations carried out inside the CPU or internal operations.
- The instruction cycle begins from the "Instruction address calculation" state, wherein the address of the next instruction is calculated or the value of the PC is updated. Then the instruction is fetched, which requires the operation on the buses.
- The instruction fetched is then decoded. Until this state, it is the fetch cycle.
- In the execute cycle, the operand address is calculated and the operands are fetched from the calculated address. Again to fetch the operands, we require the buses. After fetching the operand, if more operands are required for multiple operand instructions, then the next state is again calculate the operand address i.e. the address of the next operand. Once all the operands are fetched, the data operation is carried out as per operation indicated in the instruction.
- Now for the result storage again the address of operand is calculated and the result is stored in the memory location of the memory. In case of multiple operands again the calculation and storage process for each operand continues until all the operands are stored.
- Now begins the interrupt cycle, wherein the first step is to check the presence of an enabled interrupt. If there is none, then the next state as seen in the Fig. 2.2.7 is calculation of next instruction address i.e. execute next sequential instruction.
- But in case the interrupt is present and enabled then servicing of the same is done as discussed earlier in section.
- In the Fig. 2.2.7, you will also notice that there are two paths from the end of the previous instruction. The one that goes to the state "Instruction address calculation" and the other that goes to the state "Instruction complete: fetch next instruction".

Fig. 2.3.1 : Immediate addressing mode

- 2. Direct addressing mode
- In this case the address field contains memory address of the operand.
  - For example ADD AX,[0005H]. This instruction adds the contents of memory location 0005H to accumulator. The operand is taken from the memory location specified in the instruction.
  - In this case there is only a single memory reference to access data.
  - The advantage is that there are no calculations to work out effective address.
  - The disadvantage is that it has a limited range.




Fig. 2.3.1 : Immediate addressing mode

- 2. Direct addressing mode

- In this case the address field contains memory address of the operand.
- For example ADD AX,[0005H]. This instruction adds the contents of memory location 0005H to accumulator. The operand is taken from the memory location specified in the instruction.
- In this case there is only a single memory reference to access data.
- The advantage is that there are no calculations to work out effective address.
- The disadvantage is that this addressing mode can be used for a limited address space.

Fig. 2.3.2 : Direct Addressing mode

- 3. Indirect addressing mode
- In this case a memory location has the address of the operand in another memory location i.e. a memory operand is pointed-to-by address field contains the address of (pointer to) the operand.
  - For example ADD AX,[1000]. This instruction adds the contents of memory location pointed to by contents of memory location 1000, with the contents of memory location 1000, with the contents of accumulator and stores the result in accumulator.
  - The disadvantage is that this method is slower as multiple memory locations are to be accessed to get the operand.

Processor Organization and Architecture

- The advantage of this addressing mode is that it is fast.
- The disadvantage is that it has a limited range.
- Fig. 2.3.1 shows the structure of an instruction and operand access technique for the immediate addressing mode.

Fig. 2.3.1 : Immediate addressing mode

- 2. Direct addressing mode

- In this case the address field contains memory address of the operand.

- For example ADD AX,[0005H]. This instruction adds the contents of memory location 0005H to accumulator. The operand is taken from the memory location specified in the instruction.

- In this case there is only a single memory reference to access data.

- The advantage is that there are no calculations to work out effective address.

- The disadvantage is that this addressing mode can be used for a limited address space.




Fig. 2.3.2 : Direct Addressing mode

- 3. Indirect addressing mode
- In this case a memory location has the address of the operand in another memory location i.e. a memory operand is pointed-to-by address field contains the address of (pointer to) the operand.

- For example ADD AX,[1000]. This instruction adds the contents of memory location pointed to by contents of memory location 1000, with the contents of memory location 1000, with the contents of accumulator and stores the result in accumulator.

- The disadvantage is that this method is slower as multiple memory locations are to be accessed to get the operand.




Fig. 2.3.3

→ 4. Register addressing mode

- In this case the operand is held in the register named in operand address field.
- There are limited numbers of registers, hence very small address field is required. Hence shorter instructions and faster instruction fetch.
- Also another advantage is that there is no memory access. We can say that this is the best addressing mode in terms of time required to access the operand.
- The only disadvantage of this method is the limited number of registers available in most of the processors.
- For example, ADD AX, BX. This instruction adds the contents of the registers AX with the contents of registers BX and the result is stored in the register AX.
- Fig. 2.3.4 shows the instruction structure and the method of access for the register addressing mode.
- As already discussed the major advantage of this addressing mode is that it has very fast execution but limited address space.
- Thus the processors that have multiple registers helps in improving the performance of the processor.




Fig. 2.3.4 : Register addressing mode

→ 5 Register indirect addressing

- In this case the operand memory address is given by contents of register R.
- It requires one less memory access than addressing mode as seen in above point.
- Fig. 2.3.5 shows the structure of the instruction way to access the operand for the register addressing mode.




Fig. 2.3.5 : Register Indirect addressing mode

- As seen in Fig. 2.3.5, the instruction contains an address field that selects the register that is memory address of the operand to be accessed.

→ 6. Displacement addressing mode

- In this type of addressing mode, there are two fields that hold the base address and the displacement. The base address is held by the register address in the instruction.
- The register address field in the instruction sets the register that has the address. This address is added with the displacement and hence gives the address of the memory location that has the operand.
- The major advantage of this type of addressing mode is that the pointer need not be continually updated; instead the displacement can be given in the instruction itself.
- The disadvantage is that there is extra computation required for the address calculation.
- The structure of the instruction and the access for the displacement addressing mode is shown in Fig. 2.3.6.

→ 7. Relative addressing mode

- It is a version of displacement addressing where the register is the program counter, PC. Program counter is a register that always points to the next instruction to be executed by the processor and hence tells the processor about which next instruction it has to execute.
- It is used for branching or transfer of control instructions. In this case the current value of the program counter is updated with the relative address specified in the instruction. This relative address is added to the current value of program counter and hence the name as relative addressing mode.

→ 8. Stack addressing mode

- This addressing mode is used to access the data from the top of the stack.
- It uses PUSH and POP instructions to access the stack. In this case the operand is implicitly on top of stack.
- For example, POP AX ; Pop top two items bytes from the top of stack.

2.3.1 Examples on Addressing Modes

Ex. 2.3.1

An instruction is stored at location 300 with its address field at location 301, the address field has the value 400. A processor register R1 contains value 200. Evaluate effective address if addressing mode of instruction is :

- Direct
- Immediate
- Relative
- Register indirect
- Index with R1 as index register

Soln. :

(a) Direct

In this case the instruction has the address field as 400, hence the effective address is 400.

(b) Immediate

In this case the instruction has the address field as 400, hence the operand itself is 400. This operand is stored in the immediate next location of the instruction. Since the instruction is stored at location 300, the operand is at location 301.

(c) Relative

In this case the instruction has the address field as 400, which will be added with the register R1's value i.e. 200 and hence the effective address will be 600.

(d) Register Indirect

In this case the register provides the address of the operand. Since the register R1 has a value 200, the effective address in this case will also be 200.

(e) Index with R1 as Index register

In this case the address field i.e. 400 will have an address that will be added with the value of the register R1 which has 200. Hence the effective address in this case will be the address at location 400 + the value of register R1 i.e. 200.

Ex. 2.3.2

A two address instruction is stored in memory at an address designated with the symbol W. The address field of the instruction (stored at  $W+1$ ) is designated by Y. The operand used during execution of instruction is stored at address symbolized Z. An index register contains value X. State how Z is calculated from other address if addressing mode of instruction is :

- Direct
- Indirect
- Relative
- Indexed

Soln. :

(a) Direct

In this case the instruction has the address field as Y, hence the effective address is Y. Thus  $Z = Y$ .

(b) Indirect

In this case the instruction has the address field as Y, hence the operand is at the address which is stored at location Y, i.e. the address field at  $W+1$ , that has the value Y, is actually the address of the address of operand. Thus  $Z = [Y]$ .

(c) Relative

In this case the instruction has the address field as Y, which will be added with the value of program counter. Thus  $Z = PC + Y$ .

(d) Indexed

In this case the address field i.e. Y will have an address that will be added with the value of the register R1 which has X. Hence the effective address in this case will be the address at location Y + the value of register R1 i.e. X. Thus  $Z = [Y] + X$

**Syllabus Topic : Instruction Interpretation and Sequencing**

**2.4 Instruction Interpretation and Sequencing and Micro-Operations with their Sequencing**

- The structure of the CPU seen in section 2.1.1 is shown in details in Fig. 2.4.1. This structure has a speciality that all the control signals are shown in it.
- Programs are executed as a sequence of instructions. As seen in the previous sections of this chapter, each instruction consists of a series of steps that make up the instruction cycle i.e. fetch, decode, etc. Each of these steps are, in turn, made up of a smaller series of steps called micro-operations or micro-instructions.
- Control signals are issued to perform these micro-operations and micro-instructions are these control signals.
- Fig. 2.4.1 shows the structure of the CPU with these micro-instructions or the control signals.
- It also shows those registers as already seen in section 2.2.1 like PC, MAR, MBR, etc.
- There are some registers like the register 'Y' to provide one of the operand to the ALU as shown in the Fig. 2.4.1.
- Another register is the 'Z' register, which is used to store the result given by the ALU.
- A "temp" register or the temporary register to store some temporary data.
- The set of registers R0 to Rn (the value of 'n' depends on the registers in the CPU) for general purpose operations.
- There is also an instruction decoder for decoding the instructions stored in the instruction register and in turn provides the micro-instructions or the control signals for the resources inside and outside the CPU. The ALU also gets the control signals from this decoder indicating the operation to be performed like Add, Sub, etc.

The ALU also has an extra input called as carry input as required for adder.

To execute any instruction as seen earlier is divided into three cycles viz. fetch, execute and interrupt cycles. The execute cycle will consist of the operation to be carried out in the instruction. The fetch and interrupt cycle will be common for all cycles.

Let us see the micro-instructions to be given for these cycles.




Fig. 2.4.1 : Data path structure with control signals

**2.4.1 Fetch Cycle**

- Fetch cycle is concerned to fetch (i.e. read memory) the instruction. It involves four operations in different t-states (t-state is a time interval and is equal to one clock pulse) and hence mentioned microinstructions in Table 2.4.1.

Table 2.4.1 : Microinstructions for the fetch cycle

| Operation      | Microinstructions                                                                               |
|----------------|-------------------------------------------------------------------------------------------------|
| t1 PC → MAR    | PC <sub>out</sub> , MAR <sub>in</sub> , Read, Clear, Set C <sub>in</sub> , Add, Z <sub>in</sub> |
| t2 M → MBR     | Z <sub>out</sub> , PC <sub>in</sub> , Wait for memory cycle                                     |
| t3 PC ← PC + 1 |                                                                                                 |
| t4 MBR → IR    | MBR <sub>out</sub> , IR <sub>in</sub>                                                           |

As seen in the table, three clock pulses or t-states are required for the fetch cycle. Note, the control unit is an organizational part of the CPU, hence the design may vary from processor to processor.

| Operation                     | Microinstructions                                                |
|-------------------------------|------------------------------------------------------------------|
| t2 M → MBR                    | R1 <sub>out</sub> , Y <sub>in</sub> , Wait for memory read cycle |
| t3 MBR → Add, Z <sub>in</sub> |                                                                  |
| t4 MBR + R1 → R1              | Z <sub>out</sub> , R1 <sub>in</sub>                              |

In this case of direct addressing mode, the address of the memory operand is in the instruction itself. The instruction as we have seen in the fetch cycle reaches the IR register. Hence the IR register is given a signal to give out the address part and the MAR register to accept this address input value by giving the control signals IR<sub>out</sub>(address) and MAR<sub>in</sub>. At the same time, since the memory is to be read from the control signal given to the memory i.e. "Read". Also the carry flag is cleared to get ready for the addition operation.

In the second clock pulse the CPU has to wait for the memory operation, but in the same time it can transfer the result in 'Z' register to the PC register with the control signals namely Z<sub>out</sub> and PC<sub>in</sub>. This could not be done in the previous t-state, as two data cannot be given simultaneously on the data bus, else it will get mixed up. Only one data can be given on the data bus in any clock pulse, but as many as required can accept the data.

-

In the final t-state, the contents received from the memory i.e. the instruction is transferred to its correct place i.e. the instruction register. This is done by the control signals namely MBR<sub>out</sub> and IR<sub>in</sub>. This also completes the entire fetch operation of the instruction.

**2.4.2 Execute Cycle**

Execute cycle as discussed can be of various types based on the operation to be performed in the instruction and the location of the operand. We will see some examples in this subsection.

The first example we will take for the execution of a direct addressed operand. In this case the address of the operand is directly given in the instruction. It involves different operations in various t-states as shown in Table 2.4.2 assuming the instruction ADD R1, [X].

Table 2.4.2 : Microinstructions for the execute cycle of direct addressed mode of operand access

| Operation   | Microinstructions                                                            |
|-------------|------------------------------------------------------------------------------|
| t1 IR → MAR | IR <sub>out</sub> (address), MAR <sub>in</sub> , Read, Clear C <sub>in</sub> |

The fourth t-state is thus required to transfer the data from register 'Z' to register R1 using the signals Z<sub>out</sub>, R1<sub>in</sub>.

Another execute cycle we will be studying in this sub-section is for the indirect addressed operand. In this case, the address given in the instruction is the memory location that contains the address of the operand.

The Table 2.4.3 shows the micro-operations required for such an execute cycle for an example instruction ADD R1, [(X)]

- Table 2.4.3 shows the control signals to be given exactly similar to that of the Table 2.4.2, with a minor difference i.e. the value received in the MBR on first memory read is the operand address and hence it is to be given back to the memory to fetch the actual operand.
- Table 2.4.3 : Microinstructions of the execute cycle of an indirect addressed operand instruction**

|    | Operation     | Microinstructions                                                            |
|----|---------------|------------------------------------------------------------------------------|
| t1 | IR → MAR      | IR <sub>out</sub> (address), MAR <sub>in</sub> , Read, Clear C <sub>in</sub> |
| t2 | M → MBR       | R <sub>1,0</sub> , Y <sub>0</sub> , Wait for memory read cycle               |
| t3 | MBR → MAR     | MBR <sub>out</sub> (address), MAR <sub>in</sub> , Read                       |
| t4 | M → MBR       | Wait for memory read cycle                                                   |
| t5 |               | MBR <sub>out</sub> , Add, Z <sub>in</sub>                                    |
| t6 | MBR + RI → RI | Z <sub>out</sub> , R <sub>1,0</sub>                                          |

#### 2.4.3 Interrupt Cycle

- It is concerned to perform the test for any pending interrupts at the end of every instruction execution and if an interrupt occurs.
- It involves the different micro-operations for various t-states as shown in Table 2.4.4.
- Here you will notice a special register used called as the stack pointer (SP), which always points to the top of the stack. This stack is used to store the return address of the interrupted program.

Table 2.4.4 : Microinstructions for the interrupt cycle

|    | Operation        | Microinstructions                                                            |
|----|------------------|------------------------------------------------------------------------------|
| t1 | SP ← SP - 1      | SP <sub>out</sub> (address), Decrement, Z <sub>in</sub>                      |
| t2 | SP → MAR         | Z <sub>out</sub> , MAR <sub>in</sub> , SP <sub>in</sub>                      |
| t3 | PC → MBR         | PC <sub>out</sub> (return address), MBR <sub>in</sub> , Write                |
| t4 | ISR address → PC | ISR address out, PC <sub>in</sub> (new address), Wait for memory write cycle |

- The control signals are to be generated using the control unit. The design of this control unit can be done in two ways namely : Hardwired Control Unit and Microprogrammed Control Unit. We will see these two methods in the subsequent sections.

#### 2.4.4 Applications of Microprogramming

- Applications of Microprogramming
- 1. In realization of control unit
- 2. In operating system
- 3. In high-level language support
- 4. In microdiagnostics
- 5. In user tailoring
- 6. In emulation

Fig. 2.4.2 : Applications of Microprogramming

The applications of microprogramming are :

- 1. In realization of control unit : Microprogramming is used widely for implementing the control unit of computer.
- 2. In operating system : Microprogramming is used to implement some of the primitive operations of the operating system. This simplifies the system implementation and also improves performance of the operating system.
- 3. In high-level language support : In high level language various sub functions and data types can be implemented using microprogramming. It makes compilation into an efficient machine language from possible.
- 4. In microdiagnostics : Microprogramming is used for detection isolation monitoring and diagnosis of system errors. This known as microdiagnostics and they significantly enhance system reliability.
- 5. In user tailoring : By using RAM implementing control memory (CM), it is possible to tailor the machine to specific applications.
- 6. In emulation : Emulation refers to the use of microprogram on one machine to run programs originally written for another machine. This is used widely as an aid for migrating from one computer to another.

#### 2.5 Pipeline Processing

Q. Compare pipelined vs non-pipelined system. (8 Marks)

A processor has many resources like the ALU, buses, registers, etc. An attempt to utilize all these attributes to their fullest or continuously can be achieved by pipelining. In a pipelined system the instructions flow through the processor as if the processor was a pipe. The instructions move from one stage to another to accomplish the assigned operation. Hence at most of the times each unit of the processor is busy handling one or the other instruction, making the attribute of the processor being used continuously. This chapter deals with advanced pipelining and superscalar design in the processor development. We will go through the concepts and design issues of the linear and non-linear pipelining. We will also discuss collision-free scheduling techniques for performing dynamic functions. Techniques to design instruction pipelines, arithmetic pipelines are also discussed.

#### 2.5.1 Non-Pipelined System vs. Two Stage Pipelining


- In a non-pipelined system, the processor fetches an instruction from memory, decodes it to determine what the instruction was, read the instruction inputs from the register file, performs the computation required by the instruction and writes the result back into the register file. This approach is also called as unpipelined approach.
- The problem with this approach is that, the hardware needed to perform each of these steps (Instruction fetch, instruction decode, register read, instruction execution and register write-back) is different and most of the hardware is idle at any given moment. Waiting for the other parts of the processor to complete their part of executing an instruction.
- Pipelining is a technique for overlapping the execution of several instructions to reduce the execution time of a set of instructions.
- Two stage pipelining includes two stages i.e. Fetch instruction and Execute instruction.
- These two operations are performed for one instruction and the next instruction overlapping i.e. when the first instruction is being executed the next is fetched and when this instruction is executed the next is fetched and so on.

- This method of execution of instructions in pipeline speeds up the processor operation.
- This also makes sure that all the units of the processor are busy operating and none of them is standing.

- Thus with the help of pipelining the operation speed of the processor increases i.e. more the number of pipeline stages, faster becomes the processor, but complex in design.
- Two stage instruction pipeline stage is as shown in Fig. 2.5.1(a)



Fig. 2.5.1 (a) : Two stage pipeline architecture



(b) Timing diagram of execution of instructions in non-pipelined system.


Fig. 2.5.1(b)

- In case of a system without pipelining the time required for executing a set of instructions is much more than the time required executing the same set of instructions in a pipelined system.

- The comparison of the execution of five instructions in a system with and without pipeline is shown in Figs. 2.5.1 (b) and 2.5.1(c).

- You will notice that the time required for executing five instructions on a non-pipelined system is 10 clock pulses while that on two stage pipelined processor is 6 clock pulses. Thus the number of clock pulses required in two stage processor will always be  $x/2 + 1$ , where 'x' is the number of clock pulses in non-pipelined instructions and '2' is the number of stages.

- If we increase the number of instructions, we can make the expression as  $x/2$  (since '1' is negligible for huge number of instructions) clock pulses for a two stage pipelined processor, wherein 'x' clock pulses in case of non-pipelined processor.



(c) Timing diagram of execution of instructions in pipelined systems.

Fig. 2.5.1(c)

- If we try to generalize this expression, we can write it as  $x/n$ , where  $x$  is number of clock pulses required for non-pipelined instructions and ' $n$ ' is the number of stages of a pipelined processor.
- Thus we can say that the speed-up achieved by a pipelined processor can be maximum ' $n$ ' times of the non-pipelined processor.


#### Syllabus Topic : Basic pipelined Datapath and Control

#### 2.5.2 Basic pipelined Datapath and Control for a Six Stage CPU Instruction Pipeline

→ (MU - May 2014, Dec. 2014, May 2015, Dec. 2015)

- Q. Write a short note on six stage pipelined system. (5 Marks)  
 Q. What is instruction pipelining? [May 14, 6 Marks]  
 Q. Explain six stage instruction pipeline with timing diagram. [Dec 14, 10 Marks]  
 Q. What is instruction pipelining? What are advantages of pipelining? [May 15, Dec. 15, 6 Marks]

The flowchart given in Fig. 2.5.2 gives an instruction flow through the six stage pipelined processor.



|               | 1  | 2  | 3  | 4  | 5  | 6  | 7  | 8  | 9  | 10 | 11 | 12 | 13 | 14 |
|---------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| Instruction 1 | FI | DI | CO | FO | EI | WO |    |    |    |    |    |    |    |    |
| Instruction 2 |    | FI | DI | CO | FO | EI | WO |    |    |    |    |    |    |    |
| Instruction 3 |    |    | FI | DI | CO | FO | EI | WO |    |    |    |    |    |    |
| Instruction 4 |    |    |    | FI | DI | CO | FO | EI | WO |    |    |    |    |    |
| Instruction 5 |    |    |    |    | FI | DI | CO | FO | EI | WO |    |    |    |    |
| Instruction 6 |    |    |    |    |    | FI | DI | CO | FO | EI | WO |    |    |    |
| Instruction 7 |    |    |    |    |    |    | FI | DI | CO | FO | EI | WO |    |    |
| Instruction 8 |    |    |    |    |    |    |    | FI | DI | CO | FO | EI | WO |    |
| Instruction 9 |    |    |    |    |    |    |    |    | FI | DI | CO | FO | EI | WO |

Where,

FI : Fetch Instruction

DI : Decode Instruction

CO : Calculate Operand address

FO : Fetch Operand

EI : Execute Instruction

WO : Write Operand result

**Fig. 2.5.3 : Six stage pipelined processor timing diagram**

Pipelining is termed as overlapped parallelism case of pipelining the instructions are overlapped execution of the instructions is overlapped in manner that there are several instructions in different process in the pipelined processor as shown Fig. 2.5.3.

As shown in the Fig. 2.5.3, for e.g. during the 6<sup>th</sup> pulse, there are six instructions in the process. Instruction 1 has its result being written, instruction 2 is being executed, instruction 3 has its operands being fetched, instruction 4 has the address operands being calculated, instruction 5 is being decoded and instruction 6 is being fetched. This is how pipelining is a overlap parallelism of instructions.

This six stage pipeline system can be implemented in six units as shown in Fig. 2.5.4



**Fig. 2.5.4 : Six stage pipelined architecture**

In pipelining, when a branch instruction is executed system causes a huge waste of time i.e. processor is starving. The instructions in the pipeline are sequential instructions.

If a branching instruction is given the next instruction to be executed is not the sequential one, instead it is instruction at target instruction.

#### 2.5.3.1 Asynchronous and Synchronous Linear Pipelining

Hence the sequential instructions in the pipeline are to be cleared and instructions from target are to be fetched. Clearing the sequential instructions from the pipeline is called as flushing of the pipeline.

These problems are discussed in detail in section 2.6. Also the solutions to the same are discussed in that section. This is as shown in the timing diagram in Fig. 2.5.5.

|               | 1  | 2  | 3  | 4  | 5  | 6  | 7  | 8  | 9  | 10 | 11 | 12 | 13 | 14 |
|---------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| Instruction 1 | FI | DI | CO | FO | EI | WO |    |    |    |    |    |    |    |    |
| Instruction 2 |    | FI | DI | CO | FO | EI | WO |    |    |    |    |    |    |    |
| Instruction 3 |    |    | FI | DI | CO | FO | EI | WO |    |    |    |    |    |    |
| Instruction 4 |    |    |    | FI | DI | CO | FO | EI | WO |    |    |    |    |    |
| Instruction 5 |    |    |    |    | FI | DI | CO | FO | EI | WO |    |    |    |    |
| Instruction 6 |    |    |    |    |    | FI | DI | CO | FO | EI | WO |    |    |    |
| Instruction 7 |    |    |    |    |    |    | FI | DI | CO | FO | EI | WO |    |    |
| Instruction 8 |    |    |    |    |    |    |    | FI | DI | CO | FO | EI | WO |    |
| Instruction 9 |    |    |    |    |    |    |    |    | FI | DI | CO | FO | EI | WO |

**Fig. 2.5.5 : Branch in a six-stage pipeline**

#### Ex. 2.5.1

Draw the space-time diagram for a six-segment pipeline showing the time it takes to process eight tasks.

Soln. :

| Clockcycles | 1  | 2  | 3  | 4  | 5  | 6  | 7  | 8  | 9  | 10 | 11 | 12 | 13 | 14 |
|-------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| Segment 1   | T1 | T2 | T3 | T4 | T5 | T6 | T7 | T8 | -  | -  | -  | -  | -  | -  |
| Segment 2   | -  | T1 | T2 | T3 | T4 | T5 | T6 | T7 | T8 | -  | -  | -  | -  | -  |
| Segment 3   | -  | -  | T1 | T2 | T3 | T4 | T5 | T6 | T7 | T8 | -  | -  | -  | -  |
| Segment 4   | -  | -  | -  | T1 | T2 | T3 | T4 | T5 | T6 | T7 | T8 | -  | -  | -  |
| Segment 5   | -  | -  | -  | -  | T1 | T2 | T3 | T4 | T5 | T6 | T7 | T8 | -  | -  |
| Segment 6   | -  | -  | -  | -  | -  | T1 | T2 | T3 | T4 | T5 | T6 | T7 | T8 | -  |

It takes 13 clock cycles to process 8 tasks.

#### 2.5.3 Linear Pipeline Processors

In a linear pipelined processor there are  $n$  stages connected linearly to perform different operations. These may perform different operations to execute an instruction, perform arithmetic operations or memory access operations.


In a linear pipelined processor with suppose  $n$  stages, the partially processed instructions are passed from stage  $i$  to stage  $i + 1$ , where  $i$  varies from 1 to  $k - 1$ . The linear pipeline can either be a synchronous system or asynchronous system.

#### Processor Organization and Architecture

#### 2.5.3.1 Asynchronous and Synchronous Linear Pipelining

In case of an asynchronous linear pipeline system, there is a set of handshaking signals between the two stages. Whenever a stage (say stage  $i$ ) completes its operation, it places the result on the input lines of next stage (i.e. stage  $i + 1$ ) and enables the ready (or strobe) signal. The next stage (i.e. stage  $i + 1$ ) on completing its operation, accepts the data from its input lines and indicates this to the previous stage (i.e. stage  $i$ ) by giving an acknowledgement signal. On this, the stage which had placed the data (i.e. stage  $i$ ), also checks its input if it has previous stage (i.e. stage  $i - 1$ ) completed its operation and is ready with the result.


It also repeats the same process as explained with stage  $i$  and  $i + 1$ . This can be explained as shown in the Fig. 2.5.6.



**Fig. 2.5.6 : Asynchronous linear pipelining system**

Hence the asynchronous linear pipelined system will have variable throughput rate and will experience different amount of delay at each stage.

In case of a synchronous linear pipelined system the stages are separated by latches. Whenever a stage completes its part of operation it stores the result in the latch. The clock signal is synchronously given to all the latches, such that on reception of the clock signal each stage takes the output of the latch connected to its input. This system is shown in Fig. 2.5.7.



**Fig. 2.5.7 : Synchronous linear pipelining system**

The latches are infact master-slave flipflops. The time required by each stage is expected to be equal; and it is this time that determines the clock period as well as the speed of the pipelined system.

The utilization of the stages or the utilization pattern of stages in a synchronous pipeline can be represented by the reservation table. The reservation table follows a diagonal line for synchronous linear pipeline as shown in Fig. 2.5.8.




Fig. 2.5.8 : Reservation table of a synchronous linear pipeline

- Reservation table is a space-time diagram showing a streamline pattern. Hence as seen in Fig. 2.5.8, for an n-stage pipeline, n clock pulses are required to execute the instruction.
- Once the pipeline is filled up completely, the processor completes one instruction execution every clock pulse.

### 2.5.3.2 Clocking and Timing Control

- The clock cycle,  $\tau$  as shown in Fig. 2.5.7, can be calculated as discussed below. Let  $\tau_s$  be the delay time for stage  $S_i$ . Hence the clock cycle time can be given as :
 
$$\tau = \max\{\tau_1, \dots, \tau_n\} + d = \tau_m + d$$
 where  $\tau_m$  is the maximum stage delay and  $d$  is, as shown in the Fig. 2.5.7, the 'on' period of the clock pulse.
- The data from each stage is latched in the master flipflop of latch register during the rising edge and given to the slave flipflop during the falling edge. In fact,  $\tau_m \gg d$ ; hence we can say that,  $\tau = \tau_m$ .
- Hence the pipeline frequency can be given as  $f = 1/\tau$ . This frequency  $f$ , is also termed as the throughput of the system as it gives the time required for one instruction to come out of the pipeline.
- The actual throughput of the pipeline may be less than the maximum throughput given by  $f$ , which may be because of more than one clock pulses, may be required for the initiation of successive instructions.
- The initiation of successive instructions may take more clock pulses because of their data or control dependency. The clock pulse at each stage is expected to arrive simultaneously. But, because of the time delay of the path, different stages get the pulse at different time offset  $s$ ; this problem is referred to as clock skewing. Assuming the shortest logic path to get the clock at a delay of  $t_{min}$  and the longest logic path to get

the clock pulse at delay of  $t_{max}$ ; to avoid this, the  $\tau_m \geq t_{max} + s$  and  $d \leq t_{min} - s$ . Thus the time with skew is :

$$d + t_{max} + s \leq \tau \leq \tau_m + t_{min} - s$$

Hence in ideal case,  $s = 0$ ,  $t_{max} = \tau_m$  and  $t_{min} = 0$ , even with the clock skewing  $\tau = \tau_m + d$

### 2.5.3.3 Speedup, Efficiency and Throughput

- A linear pipeline of  $k$  stages will take  $k + (n - k)$  cycles to execute  $n$  instructions; the first  $k$  cycles will take  $k$  clock cycles and the remaining  $n - k$  instructions will take one clock cycle each. As there are no dependency of the instructions, with the clock cycle width being  $\tau$ , the time required to execute these  $n$  instructions will be

$$T_k = \tau [k + (n - k)]$$

An equivalent non-pipelined system the time to execute  $n$  instructions will be

$$T_1 = nk\tau$$

Thus the speedup factor of a  $k$ -stage pipeline can be given as :

$$S_k = \frac{T_1}{T_k} = \frac{nk\tau}{k\tau + (n - k)\tau} = \frac{nk}{k + (n - k)}$$

- Hence as the number of instructions  $n$  increases tends to  $k$ . Thus, ' $k$ ' stage pipeline processor at most ' $k$ ' times faster than the corresponding non-pipelined processor. The speed up factor function of the number of instructions is shown in Fig. 2.5.9.




Fig. 2.5.9 : Relationship of speedup factor with the number of operations

- Also there is a limit to the number of stages. As number of stages increases the delay and the cost increases.
- Hence the finest pipelining or micro-pipelining is the subdivision of the stages at almost gate level to consider this optimal number of stages.

$$= \frac{nf}{k + (n - 1)} \quad \dots(2.5.7)$$

Hence the maximum throughput as discussed earlier will be equal to  $f$ , when the number of instructions  $n$  tends to  $\infty$ .

### Ex. 2.5.2

Consider the execution of a program of 15,000 instructions by a linear pipeline processor with a clock rate of 25 MHz. Assume that the instruction pipeline has five stages and that one instruction is issued per clock cycle. The penalties due to branch instructions and out-of-sequence executions are ignored.

- (a) Calculate the speedup factor in using this pipeline to execute the program as compared with the use of an equivalent non-pipelined processor with an equal amount of flow-through delay.
- (b) What are the efficiency and throughput of this pipelined processor ?

Soln. :

Given :  $n = 15000$ ,  $f = 25 \text{ MHz}$ ,  $k = 5$

$$\text{Speed up factor } (S_k) = \frac{nk}{k + (n - 1)} = \frac{15000 \times 5}{5 + (15000 - 1)} = 4.9986$$

$$\text{Efficiency } (E_k) = \frac{S_k}{k} = \frac{4.9986}{5} = 0.99973$$

$$\text{Throughput } (H_k) = \frac{E_k}{k} = f E_k = 25 \text{ MHz} \times 0.99973 = 24.9933 \text{ MIPS}$$

### Ex. 2.5.3

A non-pipeline system takes 50 ns to process a task. The same task can be processed in a six stage pipeline with a clock cycle of 10 ns. Determine the speedup and the efficiency of the pipeline for 100 tasks. What is the maximum speedup and efficiency that can be achieved ?

Soln. :

Given : For the non-pipeline system :  $t_u = 50 \text{ ns}$

For the pipeline system :  $k = 6$ ,  $t_p = 10 \text{ ns}$

Number of tasks  $n = 100$

$$\text{Speed up } (S_k) = \frac{T_1}{T_k} = \frac{nk\tau}{k\tau + (n - 1)\tau} = \frac{100 \times 50}{6 \times 10 + (100 - 1) \times 10} = 4.7619$$

Maximum speedup will occur when the number of tasks ( $n$ ) is very large ( $n \gg k$ ). Hence neglecting the term  $k - 1$ , we have Max Speedup =  $\frac{n\tau}{\tau} = \frac{50}{10} = 5$

Computer Organization & Archi. (MU-Sem 4-CSE) 2-20

$$\text{Efficiency } (E_s) = \frac{S_s}{k} = \frac{4.7619}{6} = 0.7936$$

Considering the max speedup the max efficiency =  $\frac{5}{6}$   
 $= 0.8333$

#### 2.5.4 Non Linear Pipeline Processors

- A dynamic or multi-function pipeline is called as non-linear pipeline. In a linear pipeline the operations that are being performed are fixed; each stage as a fixed operation.
- But in a non-linear pipeline allows feed forward and feedback connections in addition to the streamline connection. It may also have more than one output connection. i.e. the output need not be from the last stage. An example of three stage non-linear pipeline system is shown in Fig. 2.5.11.




Fig. 2.5.11 : A 3-stage non linear pipeline

- In the Fig. 2.5.11 besides the three stages connected in streamline, there are also some feedback and feedforward connections.
- The feedforward connection is from  $S_1$  to  $S_3$ , and feedback connections from  $S_2$  to  $S_1$  and  $S_3$  to  $S_2$ . The reservation table for such connections may be different for different operations.
- There are two examples of different operations say,  $X$  and  $Y$ , for which the reservation table is shown in Fig. 2.5.11.

Processor Organization and Architecture

|       | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
|-------|---|---|---|---|---|---|---|
| $S_1$ | X |   |   |   |   |   |   |
| $S_2$ |   | X | X |   |   |   |   |
| $S_3$ |   |   | X | X |   |   |   |

Fig. 2.5.12(a) : Reservation table for function X

|       | 1 | 2 | 3 | 4 | 5 | 6 |
|-------|---|---|---|---|---|---|
| $S_1$ | Y |   |   |   |   |   |
| $S_2$ |   | Y |   |   |   |   |
| $S_3$ |   |   | Y | Y |   |   |

Fig. 2.5.12(b) : Reservation table for function Y

- The Fig. 2.5.12 shows the requirement of stages at different times for doing the same operation. For e.g. the function  $X$ , has first to go to  $S_1$ , then  $S_2$ , then  $S_3$ , then  $S_2$ , then  $S_1$  and finally to  $S_3$  which will give the output. Similarly the function  $Y$  is first given to  $S_3$ , then  $S_2$ , then  $S_1$ , then  $S_3$  and finally to  $S_2$  will give the output. The number of columns in reservation table corresponds to the evaluation time of a function. Hence from Fig. 2.5.12, function  $X$  has an evaluation time of 8 clock cycles while function  $Y$  has an evaluation time of 6 clock cycles.
- A pipeline initiation table consists of different rows where the next time the same function can be initiated. The number of time units (clock cycles) between the two initiations of a function is called latency period between them.
- Some valid latencies or latency sequences that cause any collision are shown in Fig. 2.5.13. Latencies that do not cause collision are called as **forbidden latencies**. Some forbidden latencies are shown in Fig. 2.5.14.

Cycle repeats

|       | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 |
|-------|---|---|---|---|---|---|---|---|---|----|----|----|----|----|----|----|----|----|----|----|----|
| $S_1$ | X | X |   |   |   |   |   | X | X | X  | X  |    |    |    |    |    |    |    |    |    |    |
| $S_2$ |   | X | X | X | X |   |   |   | X | X  | X  | X  |    |    |    |    |    |    |    |    |    |
| $S_3$ |   |   | X | X | X | X | X |   | X | X  | X  | X  |    |    |    |    |    |    |    |    |    |

(a) Latency cycle (1, 8) = 1, 8, 1, 8, 1, 8, ..., (With an average latency of 4.5)

Fig. 2.5.13 Conti...

Processor Organization and Architecture

|       | 1              | 2              | 3              | 4              | 5              | 6              | 7              | 8              | 9              | 10             | 11             | 12              | 13             | 14              | 15              | 16              | 17 | 18 | 19 | 20 | 21 |
|-------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|-----------------|----------------|-----------------|-----------------|-----------------|----|----|----|----|----|
| $S_1$ | X <sub>1</sub> |                | X <sub>2</sub> |                | X <sub>3</sub> | X <sub>4</sub> |                | X <sub>5</sub> | X <sub>6</sub> | X <sub>7</sub> | X <sub>8</sub> |                 | X <sub>9</sub> | X <sub>10</sub> | X <sub>11</sub> |                 |    |    |    |    |    |
| $S_2$ |                | X <sub>1</sub> |                | X <sub>2</sub> |                | X <sub>3</sub> | X <sub>4</sub> |                | X <sub>5</sub> | X <sub>6</sub> | X <sub>7</sub> | X <sub>8</sub>  |                | X <sub>9</sub>  | X <sub>10</sub> | X <sub>11</sub> |    |    |    |    |    |
| $S_3$ |                |                | X <sub>1</sub> | X <sub>2</sub> | X <sub>3</sub> | X <sub>4</sub> | X <sub>5</sub> | X <sub>6</sub> | X <sub>7</sub> | X <sub>8</sub> | X <sub>9</sub> | X <sub>10</sub> |                | X <sub>11</sub> | X <sub>12</sub> | X <sub>13</sub> |    |    |    |    |    |

(b) Latency cycle (3) = 3, 3, 3, .... (With an average latency of 3)

Cycle repeats

|       | 1              | 2              | 3              | 4              | 5              | 6              | 7              | 8              | 9              | 10             | 11             | 12              | 13             | 14              | 15              | 16              | 17 | 18 | 19 | 20 | 21 |
|-------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|-----------------|----------------|-----------------|-----------------|-----------------|----|----|----|----|----|
| $S_1$ | X <sub>1</sub> |                | X <sub>2</sub> |                | X <sub>3</sub> | X <sub>4</sub> |                | X <sub>5</sub> | X <sub>6</sub> | X <sub>7</sub> | X <sub>8</sub> |                 | X <sub>9</sub> | X <sub>10</sub> | X <sub>11</sub> |                 |    |    |    |    |    |
| $S_2$ |                | X <sub>1</sub> |                | X <sub>2</sub> |                | X <sub>3</sub> | X <sub>4</sub> |                | X <sub>5</sub> | X <sub>6</sub> | X <sub>7</sub> | X <sub>8</sub>  |                | X <sub>9</sub>  | X <sub>10</sub> | X <sub>11</sub> |    |    |    |    |    |
| $S_3$ |                |                | X <sub>1</sub> | X <sub>2</sub> | X <sub>3</sub> | X <sub>4</sub> | X <sub>5</sub> | X <sub>6</sub> | X <sub>7</sub> | X <sub>8</sub> | X <sub>9</sub> | X <sub>10</sub> |                | X <sub>11</sub> | X <sub>12</sub> | X <sub>13</sub> |    |    |    |    |    |

(c) Latency cycle (6) = 6, 6, 6, ..., (With an average latency of 6)

Fig. 2.5.13 : Example latencies of function X that do not cause collision

Processor Organization and Architecture

|        | 1              | 2              | 3              | 4              | 5              | 6              | 7              | 8              | 9              | 10             | 11             |
|--------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|
| Stages | $S_1$          | $S_2$          | $S_3$          |                |                |                |                |                |                |                |                |
| $S_1$  | X <sub>1</sub> |                | X <sub>2</sub> |                | X <sub>3</sub> | X <sub>4</sub> |                | X <sub>5</sub> | X <sub>6</sub> | X <sub>7</sub> | X <sub>8</sub> |
| $S_2$  |                | X <sub>1</sub> |                | X <sub>2</sub> |                | X <sub>3</sub> | X <sub>4</sub> |                | X <sub>5</sub> | X <sub>6</sub> | X <sub>7</sub> |
| $S_3$  |                |                | X <sub>1</sub> | X <sub>2</sub> | X <sub>3</sub> | X <sub>4</sub> | X <sub>5</sub> | X <sub>6</sub> | X <sub>7</sub> | X <sub>8</sub> | X <sub>9</sub> |

(a) Collision with scheduling latency 2

|       | 1              | 2              | 3              | 4              | 5              | 6              | 7              | 8              | 9              | 10             | 11             |
|-------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|
| $S_1$ | X <sub>1</sub> |                |                | X <sub>2</sub> | X <sub>1</sub> |                |                | X <sub>3</sub> |                |                |                |
| $S_2$ |                | X <sub>1</sub> |                | X <sub>2</sub> |                | X <sub>3</sub> |                | X <sub>4</sub> |                | X <sub>5</sub> |                |
| $S_3$ |                |                | X <sub>1</sub> | X <sub>2</sub> | X <sub>3</sub> | X <sub>4</sub> | X <sub>5</sub> | X <sub>6</sub> | X <sub>7</sub> | X <sub>8</sub> | X <sub>9</sub> |

(b) Collision with scheduling latency 5

Fig. 2.5.14 : Example forbidden latencies i.e. latencies that cause collision of function X

- As shown in Fig. 2.5.13, forbidden latencies are 2 and 5. Besides, 4 and 7 are also forbidden latencies. To detect the forbidden latency, you need to check the distance between the two marks on the reservation table in a row.
- For e.g. in case of function  $X$ , as shown in Fig. 2.5.12(a), the distance between two marks in  $S_1$  is 5 or 2. Average latency of a latency cycle is defined as the ratio of sum of all latencies to the number of latencies along the cycle. For e.g. (1,8) latency as shown in Fig. 2.5.13(a), has an average latency of  $(1+8)/2 = 4.5$ .
- The average latency of a constant cycle, i.e. latency cycle that contains only one latency value, is same as the constant value. For e.g. the average latency of the cycle 3 and 6, as shown in Figs. 2.5.13(b) and (c) are 3 and 6 respectively.
- Hence we need to have optimal job sequencing or scheduling technique. In a non-linear pipeline while scheduling, the main aim is to obtain smallest average latency without any collision.
- This pipeline design theory requires the concepts of collision vectors, state diagrams, single cycles, greedy cycles and minimal average latency (MAL).

Cycle repeats

|       | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 |
|-------|---|---|---|---|---|---|---|---|---|----|----|----|----|----|----|----|----|----|----|----|----|
| $S_1$ | X | X |   | X | X | X | X |   | X | X  | X  | X  |    | X  | X  | X  |    | X  | X  | X  |    |
| $S_2$ |   | X | X | X | X | X | X |   | X | X  | X  | X  |    | X  | X  | X  |    | X  | X  | X  |    |

(a) Latency cycle (1, 8) = 1, 8, 1, 8, 1, 8, ..., (With an average latency of 4.5)

Fig. 2.5.13 Conti...

**1. Collision vectors :**

As seen in the previous section, we can separate the permissible latencies and the forbidden latencies using the reservation table. For a reservation table with  $n$  columns, the maximum forbidden latency ( $m$ ) should be  $\leq n - 1$ . The permissible latency ( $p$ ), must be as small as possible. An ideal case would be  $p = 1$ . This smallest latency i.e.  $p = 1$  is possible in linear pipelining, but in non-linear pipelining, it is difficult to achieve.

A collision vector is an ' $m$ ' bit binary vector ( $C = C_0, C_{m-1}, \dots, C_1, C_0$ ), that shows the set of permissible and forbidden latency. In a collision vector, a bit is '1' if the latency  $i$  causes a collision, else it is '0'. For e.g., the reservation tables seen in Fig. 2.5.12, will have the collision vectors as  $C_x = (1011010)$  and  $C_y = (1010)$ . Thus for  $C_x$ , there is a permissible latency 1, 3 and 6 while forbidden latencies of 7, 5, 4 and 2.

**2. State Diagrams :**

From the collision vector, we can make the state diagram for the pipeline. The collision vector  $C_x$ , achieved above is called as the initial collision vector. When loaded in a register and shifted right, each bit at the output corresponds to an increase in latency. A '1' at the output indicates collision, while a '0' indicates no collision. A '0' is inserted from the left for every clock cycle. This can be implemented as said by a right shift register and OR gates, as shown in Fig. 2.5.15.




Fig. 2.5.15 : n-bit right shift register for state transition

The state transition diagram can be constructed using this state register. The next state at time  $t + p$ , where  $p$  is the permissible latency and  $t$  is some no. of clock pulses, obtained by shifting the register for  $p$  times and ORing it with the initial collision vector. The state diagrams for the collision vectors  $C_x$  and  $C_y$  are as shown in Fig. 2.5.16.





Fig. 2.5.16 : State diagrams for collision

A transition example can be explained as below. For e.g. the three bit shifts with the initial vector of function  $X$ , will result in 00010111; this when ORed with the initial collision vector results in 10110111. The state diagram (Refer Fig. 2.5.16(a)) shows this transition for the function  $X$ . If the number of shifts is greater than  $m$ , the next state is same as the initial collision vector. For e.g. if the number of shifts is 8 or more in Fig. 2.5.16(a), it comes back to the initial collision state. This transition is denoted by  $8^*$ .

**3. Single cycle and Greedy cycle**

A single cycle is one in which any state appears not more than once. For example for the  $X$  function state diagram shown in Fig. 2.5.16(a), the different single cycles are (3), (6), (8), (1,8), (3,8) and (6,8). A cycle that travels for more than one time through the same state is a greedy cycle. Some greedy cycles in the Fig. 2.5.16(a) are (1,8,3,8), (1,8,6,8), (3,6,3,8,6) etc.

**4. Minimal Average Latency (MAL)**

We have already studied the minimal average latency in the previous sections. There are some bounds on the value of MAL. These bounds are listed below:

- The lower bound of MAL is the maximum number of checkmarks in any row of the reservation table.
- The MAL should be lower than or equal to the latency of any greedy cycle in a reservation table.
- The upper bound of MAL is equal to the number of '1's in the initial collision vector plus 1.

Ex. 2.5.4  
Consider following pipeline reservation table.

|                | 1 | 2 | 3 | 4 |
|----------------|---|---|---|---|
| S <sub>1</sub> | X |   | X |   |
| S <sub>2</sub> |   | X |   |   |
| S <sub>3</sub> |   |   | X |   |

- What are the forbidden latencies?
- Draw the state transition diagram.
- List all simple cycles and greedy cycles.
- Determine the optimal constant latency cycle and the minimal average latency.
- Let the pipeline clock period be  $\tau = 20$  ns. Determine the throughput of this pipeline.

Soln. :

- Collision Vector = (100)

| X <sub>1</sub> | X <sub>2</sub> | X <sub>3</sub> | X <sub>1</sub> X <sub>2</sub> | X <sub>2</sub> X <sub>3</sub> | X <sub>3</sub> | X <sub>4</sub> | X <sub>5</sub> |
|----------------|----------------|----------------|-------------------------------|-------------------------------|----------------|----------------|----------------|
| X <sub>1</sub> | X <sub>2</sub> | X <sub>3</sub> | X <sub>4</sub>                | X <sub>5</sub>                | ...            | ...            | ...            |
| X <sub>1</sub> | X <sub>2</sub> | X <sub>3</sub> | X <sub>4</sub>                | X <sub>5</sub>                | ...            | ...            | ...            |

## Collision with latency 1

| X <sub>1</sub> |  | X <sub>1</sub> X <sub>2</sub> |                | X <sub>2</sub> X <sub>3</sub> |                | X <sub>3</sub> |
|----------------|--|-------------------------------|----------------|-------------------------------|----------------|----------------|
| X <sub>1</sub> |  |                               | X <sub>2</sub> |                               | X <sub>3</sub> | ...            |
| X <sub>1</sub> |  |                               | X <sub>2</sub> |                               | X <sub>3</sub> | ...            |

## Collision with latency 3

Hence latencies (1) and (3) are forbidden latencies.

- State transition shift register




Fig. Ex. 2.5.4

Using the above shift register, we can generate the following state transition diagram.




Fig. Ex. 2.5.4(a)

- As seen in the state transition diagram.
- Simple cycles : (2), (4), (1,4), (1,1,4,2,4) etc.
- Greedy cycles : (1,4,2,4), (1,1,4,2,4) etc.
- Optimal constant latency (2)
- Minimum average latency (MAL) = 2

## (c) Throughput

| Cycle repeats  |                |                |                |                |                |                |                |
|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|
| S <sub>1</sub> | X <sub>1</sub> | X <sub>2</sub> | X <sub>1</sub> | X <sub>2</sub> | X <sub>3</sub> | X <sub>2</sub> | X <sub>3</sub> |
| S <sub>2</sub> | X <sub>1</sub> | X <sub>2</sub> | X <sub>1</sub> | X <sub>2</sub> | X <sub>3</sub> | X <sub>2</sub> | X <sub>3</sub> |
| S <sub>3</sub> | X <sub>1</sub> | X <sub>2</sub> | X <sub>1</sub> | X <sub>2</sub> | X <sub>3</sub> | X <sub>2</sub> | X <sub>3</sub> |

As seen in the above table, one instruction is executed every two cycles.

$$\text{Throughput} = \frac{1}{2} \times f = \frac{1}{2} \times \frac{1}{20 \text{ nsec}} = 25 \text{ MIPS}$$

A non-pipelined processor X has a clock rate of 25 MHz and an average CPI (cycles per instruction) of 4. Processor Y, an improved successor of X, is designed with a five-stage linear instruction pipeline. However, due to latch delay and clock skew effects, the clock rate of Y is only 20 MHz.

- It is a program containing 100 instructions is executed on both processors, what is the speedup of processor Y compared with that of processor X?
- Calculate the MIPS rate of each processor.

Soln. :

- Program has 100 Instruction

i.e.  $n = 100$ 


Time taken by a non-pipelined (X) processor to execute this program ( $T_x$ ) =  $nkt$ .

where  $n = \text{number of instruction} = 100$



**Ex. 2.5.10**

For the following reservation table, determine collision vector state transition diagram and MAL.



Also find the throughput for  $t = 25 \text{ nsec}$

**Soln. :**

- (i) Collision vector ( $C$ ) = (011010)
- (ii) State transition diagram : (Refer Fig. Ex. 2.5.10)
- (iii) Latencies : (4), (1,4)
- Simple latencies : (4), (1,4)
- Greedy latencies : NIL
- (iv) Optimal latency : (1,4)




Fig. Ex. 2.5.10

$$\text{Minimal average latency (MAL)} = \frac{1+4}{2} = 2.5$$

(v) Since MAL = 2.5, 1 instruction takes 2.5 clock pulses

$$\therefore \text{Throughput} = \frac{1}{2.5} * f = \frac{1}{2.5} * \frac{1}{25 \text{ nsec}} = \frac{1}{125} \text{ MIPs}$$

= 16 MIPS

**Ex. 2.5.11**

A certain pipeline with the four stages S<sub>1</sub>, S<sub>2</sub>, S<sub>3</sub> and S<sub>4</sub> is characterized by the following Table Ex. 2.5.11.

Table Ex. 2.5.11

|                | t <sub>0</sub> | t <sub>1</sub> | t <sub>2</sub> | t <sub>3</sub> | t <sub>4</sub> | t <sub>5</sub> |
|----------------|----------------|----------------|----------------|----------------|----------------|----------------|
| S <sub>1</sub> | X              |                |                |                |                | X              |
| S <sub>2</sub> |                | X              |                |                |                | X              |
| S <sub>3</sub> | X              | X              |                |                |                |                |
| S <sub>4</sub> |                | X              | X              |                |                |                |

- (i) Determine the latencies in the forbidden list F and the collision vector C.
- (ii) Determine the minimum constant latency L by checking the forbidden list
- (iii) Draw the state diagram for this pipeline and determine MAL.

**Soln. :**

- (i) Forbidden latencies = (2, 4, 5)
- Collision vector C = (011010)

(ii) State transition diagram




Fig. Ex. 2.5.11

- (iii) Latency cycle : (6), (1, 6), (3), (3, 6), (3, 3, 6), (6, 1, 6), (3, 6, 6)

Simple cycles : (6), (1, 6), (3), (3, 6)

Greedy cycles : (3, 3, 6), (6, 1, 6), (3, 6, 6)

- (iv) Optimal latency : (3)

Minimum average latency (MAL) = 3

## 2.6 Instruction Pipelining and Pipeline Stages

- Instruction pipelining is a technique for overlapping execution of several instructions to reduce execution time of a set of instructions.
- Generally, the processor fetches an instruction from memory, decodes it to determine what the instruction was, read the instructions inputs from the register file, performs the computation required by the instruction and writes the result back into the register file. This approach is called unpipelined approach.
- The problem with this approach is that, the hardware needed to perform each of these steps (Instruction fetch, instruction decode, register read, instruction execution and register write-back) is different and not of the hardware is idle at any given moment. Wait for the other parts of the processor to complete the part of executing an instruction.
- Pipelining is a technique for overlapping the execution of several instructions to reduce the execution time of a set of instructions.
- Each instruction takes the same amount of time to execute in a pipelined processor as it would in a non-pipelined processor, but the rate at which instructions can be executed is increased by Overlapping Instruction Execution.

Latency is the amount of time that a single operation takes to execute.

Throughput is the rate at which operations get executed.

In a non-pipelined processor,


$$\text{Throughput} = \frac{1}{\text{latency}}$$

[expressed as operations/second or operations/cycles]

In a pipelined processor,

$$\text{Throughput} > \frac{1}{\text{latency}}$$

**Pipelining :** To implement pipelining, designers divide a processor's data path into sections called stages and place pipeline latches between each section.



|               | 1              | 2              | 3              | 4              | 5              | 6              | 7              | 8              | 9              | 10              |
|---------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|-----------------|
| (Instruction) |                |                |                |                |                |                |                |                |                |                 |
| IF            | I <sub>1</sub> | I <sub>2</sub> | I <sub>3</sub> | I <sub>4</sub> | I <sub>5</sub> | I <sub>6</sub> | I <sub>7</sub> | I <sub>8</sub> | I <sub>9</sub> | I <sub>10</sub> |
| DE            | I <sub>1</sub> | I <sub>2</sub> | I <sub>3</sub> | I <sub>4</sub> | I <sub>5</sub> | I <sub>6</sub> | I <sub>7</sub> | I <sub>8</sub> | I <sub>9</sub> | I <sub>10</sub> |
| FO            | I <sub>1</sub> | I <sub>2</sub> | I <sub>3</sub> | I <sub>4</sub> | I <sub>5</sub> | I <sub>6</sub> | I <sub>7</sub> | I <sub>8</sub> | I <sub>9</sub> | I <sub>10</sub> |
| EX            | I <sub>1</sub> | I <sub>2</sub> | I <sub>3</sub> | I <sub>4</sub> | I <sub>5</sub> | I <sub>6</sub> | I <sub>7</sub> | I <sub>8</sub> | I <sub>9</sub> | I <sub>10</sub> |
| WB            | I <sub>1</sub> | I <sub>2</sub> | I <sub>3</sub> | I <sub>4</sub> | I <sub>5</sub> | I <sub>6</sub> | I <sub>7</sub> | I <sub>8</sub> | I <sub>9</sub> | I <sub>10</sub> |

I<sub>1</sub> : executed in 5<sup>th</sup> cycle

I<sub>2</sub> : executed in 6<sup>th</sup> cycle

I<sub>3</sub> : executed in 7<sup>th</sup> cycle

Fig. 2.6.2

Cycle time of a pipelined processor is calculated as  
Cycle time (pipelined) =  $\frac{\text{Cycle time (unpipelined)}}{\text{Number of pipeline stages}} + \text{Pipeline latch latency}$

As, the number of pipeline stages increases, the pipeline latch latency increases which in turn limits the benefit of dividing a processor into a very large number of pipelining stages.

**Ex. 2.6.1**

An unpipelined processor has a cycle time of 25 ns. What is the cycle time of a pipelined version of the processor with 5 evenly divided pipeline stages, if each pipeline latch has a latency of 1 ns?

**Soln. :**

$$\text{Cycle time pipelined} = \frac{\text{Cycle time unpipelined}}{\text{Number of stages of pipeline}} + \text{Pipeline latch latency}$$

$$= \frac{25 \text{ ns}}{5} + 1 \text{ ns} = 6 \text{ ns.}$$

To find the speedup of the execution process in a pipelined processor,

$$\text{Execution time pipelined} = (K + n - 1)\tau$$

$$\text{Execution time unpipelined} = (K)\tau \times n$$

Where, n = number of instructions

$\tau$  = time taken for each stage

K = number of stages in pipeline

**Ex. 2.6.2**

If a processor executes 100 instructions in a pipelined (5 stage) processor and unpipelined processor. What is the speedup achieved by pipelining technique if the time taken for each stage is 20 ns.

**Soln. :** n = 100 instruction, K = 5,  $\tau = 20 \text{ ns}$

$$\text{Execution time pipelined} = (5 + 100 - 1) \times \tau$$

Computer Organization & Archi. (MU-Sem 4-CSE) 2-28

$$\begin{aligned} \text{Execution time unpipelined} &= (K \tau) n = 5 \times 20 \text{ ns} \times 100 \\ &= 10000 \text{ ns.} \\ \text{Speedup ratio is } &= \frac{10000}{2080} = 4.80 \text{ times.} \end{aligned}$$

#### Syllabus Topic : Pipeline Hazards : Data Dependencies, Data Hazards, Branch Hazards

#### 2.7 Pipeline Hazards

Q. Explain various pipeline hazards with their solutions (6 Marks)

Pipeline increases processor performance by increasing instruction throughput because several instructions are overlapped in the pipeline, cycle time can be reduced, increasing the rate at which instructions execute.

Instruction Hazards (dependencies) occur when instructions read or write registers that are used by other instructions. The type of conflicts are divided into three categories :

- (1) Structural hazards (resource conflicts)
- (2) Data hazards (Data dependency conflicts)
- (3) Branch difficulties (Control hazards)

##### → (1) Structural hazards (Resource conflicts)

These hazards are caused by access to memory by two instructions at the same time. These conflicts can be slightly resolved by using separate instruction and data memories.

Structural hazards occur when the processor's hardware is not capable of executing all the instructions in the pipeline simultaneously.

Structural hazards within a single pipeline are rare on modern processors because the Instruction Set architecture is designed to support pipelining.

##### → (2) Data hazards (Data dependency)

This hazard arises when an instruction depends on the result of a previous instruction, but this result is not yet available.

These are divided into four categories :

- (i) RAW - Hazard (Read after write Hazard)
- (ii) RAR - Hazard (Read after read Hazard)
- (iii) WAW - Hazard (Write after write Hazard)
- (iv) WAR - Hazard (Write after read Hazard)

##### RAR Hazard

RAR Hazard occurs when two instructions both read from the same register. This hazard does not cause problem for the processor because reading a register does not change the register's value. Therefore, two instructions that have RAR Hazard can execute on successive cycles.

**Example 1 :** Instructions having RAR Hazard.

ADD  $r_1, r_2, r_3$  ← Both Instructions read  $r_3$ , creating RAR hazard

##### RAW Hazard

This hazard occurs when an instruction reads a register that was written by a previous instruction. These are called as data dependencies (or) true dependencies.

**Example 2 :** Instructions having RAW - Hazard.

ADD  $r_1, r_2, r_3$  ← RAW hazard

Subtract reads the output of the addition creating

SUB  $r_4, r_5, r_1$

WAR and WAW are also called as dependencies.

These hazards occur when the output register of one instruction has been either read or written by a previous instruction.

If the processor executes instructions in the order they appear in the program and uses the same pipeline for all instructions, WAR and WAW hazards do not cause any problem in execution process.

**Example 3 :** Instruction having WAR Hazard.

ADD  $r_1, r_2, r_3$  ← WAR Hazard

SUB  $r_2, r_5, r_6$

**Example 4 :** Instructions having WAW Hazard

ADD  $r_1, r_2, r_3$

SUB  $r_1, r_5, r_6$

WAW Hazard

##### → (3) Branch Hazards

Branch instructions, particularly conditional branch instructions, create data dependencies between the branch instruction and the previous instruction, fetch stage of the pipeline.

#### Computer Organization & Archi. (MU-Sem 4-CSE) 2-29

- Since the branch instruction computes the address of the next instruction that the instruction fetch stage should fetch from, it consumes some time and also some time is required to flush the pipeline and fetch instructions from target location. This time wasted is called as branch penalty.

##### 2.7.1 Methods to Resolve the Data Hazards and Advances In Pipelining

→ (MU - Dec. 2014, May 2015, May 2016, Dec. 2016, May 2017)

Q. Explain various pipeline hazards with their solutions. (5 Marks)

Q. What are the types of pipeline hazards ?

Dec. 14. 5 Marks

Q. Pipeline hazards.

May 15, May 16, Dec. 16, May 17. 7 Marks

The methods used to resolve the data hazards are discussed in the following sub sections.

##### 2.7.1.1 Pipeline Stalls

- The hardware inserts a special instruction called (NOP) i.e. no operation instruction known as a bubble into the flow of execution stage of pipeline to resolve the RAW hazard between two instructions.
- This method is also called as hardware interlocks.
- This approach detects the hazard and maintains the program sequence by introducing delays to resolve the data hazards (RAW).




Fig. 2.7.1 : Operand forwarding mechanism in pipelining for resolving a data hazard

##### 2.7.1.2 Operand Forwarding (or) Bypassing

This technique uses a special hardware to detect a conflict and then avoid it by routing the data through special paths between pipeline stages.

Example of a RAW dependency exists between two instructions, instead of transferring an ALU result into a destination register, the hardware checks the destination operand, and if it is needed as a source in the next instructions, it passes the result directly into the ALU input; bypassing the register file.

This method requires additional hardware paths through MUX (Multiplexers).

In this case there is a multiplexer between the two stages, wherein the data required by the next instruction is forwarded.

Let us see this with a program example.

If we take the following sequence of instructions,

ADD  $r_1, r_2, r_3$

SUB  $r_4, r_1, r_5$

We will notice that the destination of instruction 1 is the source for instruction 2. In this case the ALU stage or the execution stage of the pipeline will forward the data to the next instruction as shown in the Fig. 2.7.1. The Fig. 2.7.1 assumes that the system is 6 stage pipelined system.

As shown in Fig. 2.7.1 the data i.e. the value of register  $r_1$  is passed from the first instruction to the second instruction. Actually the value of the register  $r_1$  is updated by the write operand stage of the first instruction. But, before that the same is required by the execute stage of second instruction. Hence the value of this register is passed to the second instruction.

### Computer Organization & Archi. (MU-Sem 4-CSE)

#### 2.7.1.3 Dynamic Instruction Scheduling (or) Out-Of-Order (OOO) Execution

- This is another interesting and very widely used technique because of the speed up given by it. It is used in Pentium IV processor.
- Here the execution of the instructions of a program is done out-of-order i.e. not in the sequence as the instructions were written by the programmer. As and when the resources of an instruction are available, the execution of that instruction is done. If, for an instruction the resources are not available, it is kept in waiting state and the further instructions whose resources are available will be executed.
- But, you would think that this approach will have a problem. The logic implemented by the programmer will not be followed properly i.e. wrong sequence of instructions will be executed. The answer to this is that, although the instructions are executed out-of-order, but the write-back is done in order, and hence the final result of the program is in sequence.
- The compiler is designed in such a way that, while translating from high-level language to machine language program, it detects the data dependencies and re-orders the instructions.
- If necessary to delay the loading of the conflicting data it inserts no-operation instruction (NOP).

#### 2.7.2 Handling of Branch Instructions to Resolve Control Hazards

The methods used to resolve the control hazards are discussed in the following sub sections.

##### 2.7.2.1 Pre-Fetch Target Instruction

- One way of handling a conditional branch is to prefetch the target instruction in addition to the instruction following the branch. Both are saved until the branch is executed.
- If the branch condition is successful, the pipeline continues from the branch target instructions else sequential instructions are executed.

##### 2.7.2.2 Branch Target Buffer (BTB)

- The BTB is an associative memory included in the fetch segment of the pipeline.
- Each entry in BTB consists of the address of a previously executed branch instructions and the target instruction for that branch. It also stores the next few instructions after the branch target instructions. When the pipeline decodes a branch instruction, it searches the associative memory BTB for the address of the instruction.

### Computer Organization & Archi. (MU-Sem 4-CSE)

#### 2-31

#### Processor Organization and Architecture

- If it is in the BTB, the instruction is available and prefetch continues from the new path.
- If the instruction is not in BTB, pipeline shifts to a new instruction stream and stores the target instruction.

#### 2.7.2.3 Loop Buffer

- This is like a BTB, but is a high speed register maintained by the instruction fetch segment of pipeline. When a program loop is detected in a program, it is stored in the loop buffer.
- The program loop can be executed directly without having to access memory until loop mode is reached by final branching out.

#### 2.7.2.4 Branch Prediction

- A pipeline with branch prediction uses additional logic to speculate the outcome of a conditional branch instruction before it is executed.
- The pipeline then begins pre-fetching the instruction stream from the predicted path.
- A correct prediction eliminates the wasted time caused by branch penalties.
- A detailed operation of branch prediction logic will be discussed in the later sections of this chapter.

#### Syllabus Topic : Delayed Branches

#### 2.7.2.5 Pipeline Stall (Delayed Branch)

Compiler detects branch instruction and rearranges the machine language code sequence by inserting dummy instructions and rearranges the code sequence to reduce the delays incurred by Branch Instruction.

#### 2.7.2.6 Loop Unrolling Technique

- This is a very superb solution to handle the stalls due to branching in loops.
- In this case a code which has a loop that has to be executed multiple times, will be actually stored multiple times (or unrolled) so as to remove the need of branching.
- Let us see how this can be implemented with an example.
- If there is a code for adding an array of 5 numbers, the loop can be written as shown in the code below (using processor 8086) :

### Computer Organization & Archi. (MU-Sem 4-CSE)

#### 2-31

#### Processor Organization and Architecture

- The sequences of the instructions before steady state are called as PROLOG, while the ones after the steady state are called as EPILOG.

- Let us see this with an example. Suppose the source code is

```
for(i=0;i<=n-1;i++)
 a[i]=a[i]+10;
```

- When this loop is executed by a processor, the processor will do the following:

```
for(i=0;i<=n-1;i++)
{
 Load a[i];
 Add a[i]+10;
 Store a[i];
}
```

- Here you will notice that the three instructions inside the loop (in each iteration) are the same i.e. each of the three instructions have to operate on the data a[i].

- When this is converted to pipeline, it will look as shown in the Fig. 2.7.2. But the three instructions, one below the other are dependent and hence cannot be pipelined. But the instructions that are circled can be pipelined.




Fig. 2.7.2 : Software pipelining

- You will notice in the Fig. 2.7.2, that the instructions that are circled are store, add and load.

- These instructions are always independent i.e. they have different data to operate on.
- For example in the first circle: Store  $a[0]$ , Add  $a[1]+10$  and Load  $a[2]$  is performed. Each of these instructions is using different data.
- Thus the code can be changed to the following:

```
Load a[0]
Add a[0]+10
Load a[1]
for(i=1;i<=n-3;i++)
{
 Store a[i-2];
 Add a[i-1]+10;
 Load a[i];
}
Store a[n-2];
Add a[n-1]+10;
Store a[n]
```

- Thus, you will notice inside the for loop i.e. for each iteration, each of the three instructions are working on different data and hence are not dependent on each other and hence allowing pipelining of the three instructions without any hazards.

#### 2.7.2.8 Trace Scheduling

- In a general pipelining, the instructions are scheduled in sequence. This results in a problem or hazard on a branching instruction as discussed in the previous section. Trace scheduling is a good solution to avoid hazard due to branching. Let us see how this can be implemented.

- In this case the probability of branch to be taken or not taken is found. Based on this the code is written with all instructions in sequence, such that no branching will be required for most of the times according to the probability calculated earlier. This code is called as the trace.

- The other blocks of code are made for less probable cases i.e. if branching is taken. Hence this trace code and the other blocks of code are written, with minimizing branches. Let us see this with a program example. Suppose the source code is:

```
if(a[i]==0)
 a[i]=a[i]+10;
else a[i]=a[i]+1;
x[i]=x[i]*x[i];
```

The number is to be squared in the above code. If the number is zero then 10 is to be squared and stored there, while if it is any other number its increment value is to be squared and stored in the same memory. When this is converted to assembly program it will look as shown below :

| Label | Instruction                                    |
|-------|------------------------------------------------|
|       | Load a[i] into say AL                          |
|       | Compare AL with 0                              |
|       | If not equal to zero then branch to label over |
|       | Add AL with 10                                 |
|       | Branch to label next                           |
| over: | Increment AL                                   |
| next: | Multiply AL with itself                        |
|       | Store the result in a[i]                       |

This can be divided into four blocks as shown in Fig. 2.7.3.




Fig. 2.7.3 : Division of Blocks of the code

- Since the path 1-2-4 is the most probable path, this make the trace. The path 1-3-4 will be a separate block. This is shown in the Fig. 2.7.4.
- Hence in most of the cases i.e. 75% cases the trace will be executed and hence no branching will be required. Although in 25% cases we will need to branch to Block 1, but there would be only one branching and multiple branching as required in the previous case.

#### Trace

```
Load a[i] into say AL
Compare AL with 0
If not equal to zero then
 branch to label over
 Add AL with 10
 Multiply AL with itself
 Store the result in a[i]
```

Block 1  
Over increment AL  
Multiply AL with itself  
Store the result in a[i]

Fig. 2.7.4

#### 2.7.2.9 Predicated Execution

- This is also a method that removes the branches. Here each instruction has a predicate that decides whether the instruction is to be executed or not. If the predicate is true then the instruction is executed, else it is not executed. The predicate is a condition bit. If the bit is '1' then the instruction is to be executed else it is not to be executed.
- Each instruction has the operands and a predicate. This removes the branching instructions and hence the stall of pipeline.
- An example of predicate instruction is given below, CMOVZ AX, BX, CX.
- This instruction copies the contents of register BX into register AX, if the predicate register CX is zero. Else the contents of BX are not copied into AX.
- Predication mainly implements the if-else statement and hence the branching required for if-else is removed. It can remove the branching required for all the instructions.
- Hence we can say that predication totally removes the need of handling the branches in a pipelined system. The only disadvantage of predication is that the instruction size increases.
- Predication is used in IA-64 processors of Intel, ARM processor.

#### 2.7.2.10 Speculative Loading

- This is a process implemented in EPIC processors discussed in chapter 1. In this case the data is brought from the memory, well before it is needed.

#### 2.7.3 Branch Prediction

Q Explain branch prediction. (5 marks)

Branch prediction foretells the outcome of conditional branch instructions. Excellent branch handling techniques are essential for today's and for future microprocessors. Requirements of high performance branch handling:

- An early determination of the branch outcome (the so-called branch resolution).
- Buffering of the branch target address in a BTAC (Branch Target Address Cache).
- An excellent branch predictor (i.e. branch prediction technique) and speculative execution mechanism.

- Q1** Computer Organization & Archi. (MU-Sem 4-CSE) 2-34
- Often another branch is predicted while a previous branch is still unresolved; so the processor must be able to pursue two or more speculation levels; and
  - An efficient rerolling mechanism when a branch is mispredicted (minimizing the branch misprediction penalty).

#### 2.7.3.1 Misprediction Penalty

The performance of branch prediction depends on the prediction accuracy and the cost of misprediction. Misprediction penalty depends on many organizational features:

- The pipeline length (favouring shorter pipelines over longer pipelines).
- The overall organization of the pipeline.
- The fact if miss pecculated instructions can be removed from internal buffers, or have to be executed and can only be removed in the retire stage.
- The number of speculative instructions in the instruction window or the reorder buffer. Typically only a limited number of instructions can be removed each cycle.
- Misprediction is expensive (11 or more cycles in the Pentium II).

#### 2.7.3.2 Static Branch Prediction

- Static Branch Prediction predicts always the same direction for the same branch during the whole program execution.
- It comprises hardware-fixed prediction and compiler-directed prediction.
- Simple hardware-fixed direction mechanisms can be :
  - Predict always not taken
  - Predict always taken
  - Backward branch predict to be taken, forward branch predict not to be taken
- Sometimes a bit in the branch opcode allows the compiler to decide the prediction direction.

#### 2.7.3.3 Branch-Target Buffer or Branch-Target Address Cache

The Branch Target Buffer (BTB) or Branch-Target Address Cache (BTAC) stores branch and jump addresses, their target addresses, and optionally prediction information. The BTB is accessed during the IF stage.

| Processor Organization and Architecture | Branch address | Target address | Pred. |
|-----------------------------------------|----------------|----------------|-------|
| ...                                     | ...            | ...            | ...   |
| ...                                     | ...            | ...            | ...   |
| ...                                     | ...            | ...            | ...   |
| ...                                     | ...            | ...            | ...   |

Fig. 2.7.5

#### 2.7.3.4 Dynamic Branch Prediction

The hardware influences the prediction while the program proceeds. Prediction is decided on the computation of the program. During the start-up phase of the program execution, where a static branch prediction might be less effective, the history information is gathered and dynamic branch prediction gets more effective. In general, dynamic branch prediction gives better results than static branch prediction, but at the cost of increased hardware complexity.

#### 2.7.3.5 One-bit Dynamic Branch Predictor




Fig. 2.7.6

- A one-bit predictor correctly predicts a branch at the end of loop iteration, as long as the loop does not exit.
- In nested loops, a one-bit prediction scheme will cause two misprediction for the inner loop :
- One at the end of the loop, when the iteration exits the loop instead of looping again, and one when executing the first loop iteration, when it predicts exit instead of looping.
- Such a double misprediction in nested loops is avoided by a two-bit predictor scheme.

#### 2.7.3.6 Two-bit Prediction

A prediction must miss twice before it is changed and a two-bit prediction scheme is applied.




Fig. 2.7.7

Syllabus Topic : Performance Measures of Computer Architecture CPI, Speedup, Efficiency, Throughput

#### 2.8 Performance Measures of Computer Architecture

- Q. Explain various performance metrics of CPU (10 Marks)

There are various parameters that are used to measure the performance of a parallel system. We will see these parameters in this section.

##### Parameters used to measure the performance

1. Sequential execution time
2. Parallel execution time
3. Speed-up
4. Efficiency
5. Clocks Per Instruction (CPI)
6. Million Instruction Per Second (MIPS)
7. Million Floating point Instructions per second (MFLOPS)
8. Throughput
9. Scalability

Fig. 2.8.1 : Parameters used to measure the performance

##### → 1. Sequential execution time

The time required for a program to be executed on a sequential (uni-processor) system is called as the sequential execution time with respect to parallel processors. It is represented by  $T(1)$ .

##### → 2. Parallel execution time

The time required for a program to be executed on a n-parallel processor system is called as parallel execution time for 'n' processors. It is represented as  $T(n)$ , where 'n' is the number of processors.

##### → 3. Speed-up

The speed increase because of the parallel system compared to the uni-processor system is called as the speed up. It is the ratio of the speed of parallel system to that of the sequential system. It can also be given as the ratio of time required to execute a program on sequential system to that of the parallel system (since time is inverse of frequency or speed). It is a very important metric to measure the performance of a parallel system. It is represented as  $S(n)$  and given as below :

$$S(n) = \frac{T(1)}{T(n)} \quad \dots(2.8.1)$$

##### → 4. Efficiency

Efficiency of a parallel system is the ratio of the actual speed-up obtained by a system to the ideal speed-up that should be achieved according to the number of processors in the parallel system. The ideal time required to execute a program using 'n' processors should be  $T(1)/n$  i.e. the time required should be  $1/n$  of the time required on a sequential or single processor system. Thus the efficiency ( $\eta$ ) can be given as below :

$$\eta \text{ or } E(n) = \frac{\text{Actual speed - up}}{\text{Ideal speed - up}} = \frac{T(1)}{nT(n)} \quad \dots(2.8.2)$$

Since actual speed-up will be given as  $1/T(n)$  and the ideal speed-up will be given as  $n/T(1)$ .

##### → 5. Clocks Per Instruction (CPI)

This is as the name says a measure of the clock pulses required per instruction. It is the ratio of the clock cycles required for a program to the number of instructions in the program. The time for one clock pulse is given as 't' and is the inverse of frequency (f). Let the number of instructions in the program be ' $I_1$ ', thus the time required to execute a program (T) can be given as:

$$T = I_1 \times CPI \times t \quad \dots(2.8.3)$$

This is because there are  $I_1$  instructions and CPI is the clock cycles for one instruction. Thus  $I_1 \times CPI$  is the total number of clock pulses required to execute the program. The time for one clock pulse is  $t$ , thus the total time required to execute the program will be as given in Equation (2.8.3).

##### → 6. Million Instruction Per Second (MIPS)

This is a very widely used performance measure. As the name says it is the count of instructions executed per second in millions. For example, if a system has 5

MIPS, it means it can execute 5 million instructions in a second.  
Let us get an equation to find the value of MIPS. The time required to execute one instruction is  $CPI \times t$ . Thus the number of instructions executed in one second is :

$$\text{Instructions per second} = \frac{1}{CPI \times t} \quad \dots(2.8.4)$$

Thus, the MIPS count of instruction can be given as:

$$\text{MIPS} = \frac{1}{CPI \times t \times 10^6} \quad \dots(2.8.5)$$

We have simply divided Instructions per second in Equation (2.8.4) by  $10^6$  i.e. 1 Million to get Million Instructions per second (MIPS). This equation can be written by replacing  $t$  by  $1/f$ . Also if 'C' is equal to total clock pulses to execute a program i.e.  $C = CPI \times t$ , then CPI can be given as  $CPI = C/t$ . With these replacements, the new expression for MIPS will be:

$$\text{MIPS} = \frac{f \times 1}{C \times 10^6} \quad \dots(2.8.6)$$

#### → 7. Million Floating point Instructions per second (MFLOPS)

This is similar to the MIPS, only the difference being here floating point instructions are taken into account. The same equations will work for MFLOPS, if the instruction count and CPI are replaced according to floating point instructions.

#### → 8. Throughput

The throughput of a system is defined as the number of programs executed per unit time. This is represented as  $W_s$ , and is given as below :

| Cores (N) | Speedup Factor                                                               | Sequential Only CPU's parallelizable |  |  | Parallelized |
|-----------|------------------------------------------------------------------------------|--------------------------------------|--|--|--------------|
| 1         | 1.00 (baseline)                                                              |                                      |  |  |              |
| 2         | $\frac{4}{3} (\text{In sequential}) = 1.33$<br>$3 (\text{In this case})$     |                                      |  |  |              |
| 4         | $\frac{4}{2.5} (\text{In sequential}) = 1.60$<br>$2.5 (\text{In this case})$ |                                      |  |  |              |
| 8         | $\frac{4}{2} (\text{In sequential}) = 2.00$<br>$2 (\text{In this case})$     |                                      |  |  |              |

Fig. 2.9.1 : Amdahl's law

$$W_s = \frac{\text{Number of programs}}{\text{Time in seconds}}$$

#### → 9. Scalability

A parallel system is said to be scalable if the efficiency is obtained by increasing the number of processors, and it normally keeps decreasing with the increase in the number of processors. In Equation (2.8.2), there is a term 'n' in this value of 'n' should not reduce the efficiency proportion as that of the increase in 'n'. This will make the system to be scalable.

In the following section we will see the scalability performance measure using various laws.

### 2.9 Principles of Scalable Performance

There are some laws that govern the performance of parallel processing system. These laws will be studied in this section.

#### Syllabus Topic : Amdahl's law

##### 2.9.1 Amdahl's Law

This law is used for a fixed workload parallel system. There are systems that have fixed computational workload. Hence the number of processing elements or processes increase, the time required for execution must reduce.

Let the time requires for executing a task on a sequential system is  $t_s$ . If the 'f' fraction of the task is being parallelized, then we can make the second part work in parallel on multiple processors but the first part has to work serially. For example if a part of code is serial, it has to always work serially on whatever number of processors there are.

The part that is parallelizable will require lesser and lesser time when the number of processor increases. Thus the Speed-up also keeps on increasing. This can be explained with the Fig. 2.9.1. In this figure, four time units as shown are required to execute the program in case of a sequential system.

When there are two processors, the sequential time remains the same, while the parallelizable time requires half the time i.e. one time unit, as there are two processors. When the number of processors are 4, the time required further halves to just a half time unit.

Thus the speed-up for n-processors according to the Amdahl's law can be given as below :

$$S(n) = \frac{t_s}{t_s + (1-f)t_s/n} \quad \dots(2.9.1)$$

where,  $t_s$  is the total time required on sequential system

$f$  is that fraction of the code which is sequential, hence  $1-f$  is the parallelizable part of the task and 'n' is the number of processors.

Equation (2.9.1) is called as Amdahl's law. The limitation of Amdahl's law is shown in Fig. 2.9.1, the last case. If we keep on increasing the number of processors to infinity, the speed-up cannot go beyond  $1/f$  (2 in this case), as 'f' is the fraction of the code which is serial.

The graph for the speed-up factor vs. number of processors 'n' for Amdahl's law is as shown in Fig. 2.9.2.




Fig. 2.9.2 : Speed-up vs number of processors for Amdahl's law

##### 2.9.2 Gustafson's Law

Gustafson law overcame the drawback of the Amdahl's law. Gustafson relaxed the problem size from being fixed to be of any size. Gustafson said that instead of having a fixed problem size or fixed workload we must assume that we have a fixed execution time. This is because in case of huge problem size, we will need to increase our system size i.e. number of processors instead of the execution time.

The time for execution for whatever huge the workload is, the execution time must be fixed. According to this the speed-up factor will be numerically different as compared to the Amdahl's speed-up factor, and hence this is termed as scaled speed-up factor ( $S'(n)$ ).

Thus in case of Gustafson's law the execution time is fixed. Thus let the serial execution time be 's' and the parallel execution time be 'p' for 'n' processor system. Thus total execution time is  $s + p$ .

If the execution is to be done on a sequential system, the execution time will be hence  $s + np$ . Thus the scaled speedup factor can be given as below :

$$S'(n) = \frac{s + np}{s + p} = \frac{s + np}{s + (1-s)} \quad \dots(2.9.2)$$

assuming the time required on parallel system is 1 i.e.  $s + p = 1$ .

$$\begin{aligned} S'(n) &= \frac{s + n(1-s)}{s + (1-s)} \\ &= \frac{(s + n - ns) + ns}{s + (1-s)} \\ &= \frac{n + s(1-n)}{1} \end{aligned} \quad \dots(2.9.3)$$

$$S'(n) = n + s(1-n)$$

This equation is called as Scaled speed-up factor of Gustafson's law.

The graph of speedup factor vs. sequential part of the task can be shown as in Fig. 2.9.3. Fig. 2.9.3 shows that there is no effect of the sequential part on the speedup factor of a system.




Fig. 2.9.3 : Speedup vs. Sequential part in the task

**Syllabus Topic : ALU and Shifters****2.10 Arithmetic Logic Unit and Shifters**

- The various circuits used to execute arithmetic and logic operations are usually combined in a single circuit called an arithmetic logic unit or ALU.
- Simple ALUs performing fixed point addition and subtraction can be realized by combinational circuits. ALUs that also perform multiplication and division can be constructed using circuits for addition and subtraction.

**2.10.1 Combinational ALUs**

ALU performs some basic arithmetic operations on the numeric data stored in the registers. These basic operations may be.

- Addition
- Subtraction
- Incrementing a number
- Decrementing a number
- Arithmetic shift operation

An add operation can be specified as :

$$R_3 \leftarrow R_1 + R_2$$

It implies: add the contents of registers  $R_1$  and  $R_2$  and store them in Register  $R_3$ .

The add operation mentioned above requires three registers along with the addition circuit in the ALU.

Subtraction in many machines, is implemented through 2's complement arithmetic operation as :

$$R_3 \leftarrow R_1 - R_2$$

$$\Rightarrow R_3 \leftarrow R_1 + 2's \text{ complement of } R_2$$

$$\begin{aligned} &\Rightarrow R_3 \leftarrow R_1 + (1's \text{ complement of } R_2) + 1 \\ &\Rightarrow R_3 \leftarrow R_1 + R'_2 + 1 \end{aligned}$$


An increment operation can be written as :

$$R_1 \leftarrow R_1 + 1$$

While a decrement operation can be written as :

$$R_1 \leftarrow R_1 - 1 \text{ [or, } R_1 \leftarrow R_1 + 2's \text{ complement of } 1\text{]}$$

An arithmetic circuit can be implemented using adders. Fig. 2.10.1 shows an implementation of a arithmetic circuit. The circuit is constructed by using 4 adders and 4 multiplexers.



(eo 3.2) Fig. 2.10.1 : 4-bit arithmetic circuit

- Each multiplexer (MUX) of the given circuit has select inputs  $S_0$  and  $S_1$ . These selection lines have been shown separately for each MUX to simplify the circuit.
- The two selection lines to the MUX along with initial carry ( $C_{in}$ ) determine the type of operation to be performed by the circuit.
- This 4-bit circuit takes input from 2 4-bit registers and an initial carry ( $C_{in}$ ) and outputs the four resultant bits ( $D_0, D_1, D_2, D_3$ ) and a carry out bit.

or,  $x + (2's \text{ complement of } y) - 1$

This implies that we are taking a borrow out of  $x$  before subtraction of  $y$ .

**Logic operations**

Logic operations are basically the binary operations which are performed on the string of bits stored in registers. For a logic operation each bit of a register is treated as a variable.

A logic operation :

$R_1 \leftarrow R_1 \text{ AND } R_2$  specifies AND operation to be performed on the contents of  $R_1$  and  $R_2$  store the result in  $R_1$ . For example, if  $R_1$  and  $R_2$  are 8 bit registers and

$R_1$  contains 11010110 and


$R_2$  contains 01100111

then  $R_1$  will contain 01010010 after AND operation.

Some of the common logic micro-operations are AND, OR, NOT or complement, Exclusive OR, NOR, NAND.

**2.10.1.1 Implementation of Logic Operations**

- Fig. 2.10.2 shows one bit, that is  $i^{th}$  bit stage of the four logic operations.
- The  $i^{th}$  bits of Registers  $R_1$  and  $R_2$  are passed through the circuit. On the basis of selection inputs  $S_0$  and  $S_1$  the desired operation is obtained.
- For a logic operation on  $n$ -bit words, we must have  $n$  stages of the circuit shown in Fig. 2.10.2.




(a) Logic diagram

| $S_1$ | $S_0$ | Output           | Operation |
|-------|-------|------------------|-----------|
| 0     | 0     | $R_1 \wedge R_2$ | AND       |
| 0     | 1     | $R_1 \vee R_2$   | OR        |
| 1     | 0     | $R_1 \oplus R_2$ | XOR       |
| 1     | 1     | $\bar{R}_1$      | NOT       |

(b) Functional representation

(eo 3.3) Fig. 2.10.2 : Logic diagram of one stage of logic circuit

### Implementation of a simple arithmetic, logic unit:




(co 2.7) Fig. 2.10.3 : One stage of ALU

**Ex. 2.10.1**  
Design an arithmetic circuit with one selection variable and two n-bit data inputs A and B. The circuit generates the following four arithmetic operations in conjunction with the input carry \$c\_n\$. Draw the logic diagram for the first two stages.

$$\begin{aligned} S \cdot C_{in} = 0 & \quad C_{in} = 1 \\ 0 \cdot D = A + B & \quad D = A + 1 \\ 1 \cdot D = A - 1 & \quad D = A - B + 1 \end{aligned}$$


Soln. :

Let us design the above arithmetic circuit with the help of full adders.




$$\therefore X_1 = A_1$$

$$Y_1 = \bar{S} \cdot \bar{C}_{in} \cdot B_1 + S \cdot \bar{C}_{in} + S \cdot C_{in} \cdot \bar{B}_1$$



$$\therefore Y_1 = \bar{C}_{in}B_1 + S \cdot \bar{B}_1$$



(co 2.7) Fig. Ex. 2.10.1

### Ex. 2.10.2

An 8-bit CPU has the register R input to 2's complement ALU. The current value of R is hexadecimal \$(82)\_{16}\$. For each of the following instructions determine the content of the status register having bits V, Z, S, C (V = overflow, Z = zero, S = sign C = carry) and interconnected to the ALU.

- ADD immediate operand \$(B9)\_{16}\$ to R.
- SUB immediate operand \$(6E)\_{16}\$ from R.

**Soln. :**

\$X\_1\$ and \$Y\_1\$ should be expressed using the Boolean functions to obtain the desired value of D.

**Table Ex. 2.10.1 : Function table for \$X\_1\$, \$Y\_1\$ and \$D\_1\$**

|     | A <sub>1</sub> | B <sub>1</sub> | D <sub>1</sub>                                                        |
|-----|----------------|----------------|-----------------------------------------------------------------------|
| 0 0 | A <sub>1</sub> | B <sub>1</sub> | A <sub>1</sub> + B <sub>1</sub>                                       |
| 0 1 | A <sub>1</sub> | 0              | A <sub>1</sub> + 1                                                    |
| 1 0 | A <sub>1</sub> | 1              | A <sub>1</sub> - 1                                                    |
| 1 1 | A <sub>1</sub> | B <sub>1</sub> | A <sub>1</sub> + B <sub>1</sub> + 1 [A - 1 = A + 2's complement of 1] |

(i)


$$\begin{aligned} R = (82)_{16} &= 1000\ 0010 \\ \text{Operand} = (B9)_{16} &= + 1011\ 1001 \\ &\quad 0011\ 1011 \end{aligned}$$

**Soln. :**

(ii)


Since, the sign of the result indicates that the sum of two negative numbers is a positive number, underflow has occurred.

Contents of status register =



- (ii) Since \$(6E)\_{16}\$ is subtracted from R, we will find its 2's complement.  
\$(6E)\_{16} = 01101110  
2's complement of \$(6E)\_{16} = 10010010  
R = 1000\ 0010  
R - (6E)\_{16} = 1000\ 0010 - 0110\ 1110 = 1111\ 0000


Contents of status register =



### Ex. 2.10.3

Draw logic diagram of ALU that performs AND, OR logic operations and ADD, SUB arithmetic operation.


Soln. :



(co 2.7) Fig. Ex. 2.10.3 : One stage of ALU

| Control lines  | Outputs        |
|----------------|----------------|
| S <sub>1</sub> | S <sub>0</sub> |
| 0              | 0              |
| 0              | 1              |
| 1              | 0              |
| 1              | 1              |

### 2.10.2 Sequential ALU



(co 2.7) Fig. 2.10.4 : Structure of a basic sequential ALU

Although, both multiplication and division can be implemented by combinational logic, it is very impractical. Combinational multiplier and dividers are costly in terms of hardware. Such circuits are much slower than addition and subtraction circuits. Fig. 2.10.4 shows a very common ALU design that aims at minimizing hardware cost.

The Organization has three one word registers AC, MQ and DR which are used for data storage.

In case of arithmetic (Add, Subtract) and logic operations, two inputs are in AC and DR registers, while output is AC register. AC and MQ are generally organized as a single ACMQ register.

This register is capable of left or right shift operation. Some of the operations which can be defined on this unit are :

|                |                   |
|----------------|-------------------|
| Addition       | AC = AC + DR      |
| Subtraction    | AC = AC - DR      |
| Multiplication | AC · MQ = DR × MQ |
| Division       | AC · MQ = MQ/DR   |
| AND            | AC = AC and DR    |
| OR             | AC = AC or DR     |
| Exclusive-OR   | AC = AC X or DR   |
| NOT            | AC = not (AC)     |


- The MQ register stores the multiplier if multiplication is to be performed. Multiplication can be performed using add and shift (right shift) operations. MQ register stores the quotient if division is to be performed.
- The result of multiplication or division can finally be obtained in AC - MQ register combination.
- DR is another important register which is used for storing second operand. In fact it acts as a buffer register which stores the data brought from the memory for an instruction.

### 2.10.3 ALU Expansion

It is quite feasible to manufacture an entire sequential ALU for fixed point m-bit number on a single IC chip. Moreover, the ALU can easily be designed for expansion to handle operands of size  $n = km$ . It can be done in two ways:

1. Spatial expansion (using bit slice ALU) : Connect k-copies of the m-bit ALU in the manner of a ripple-carry adder to form a single ALU capable of processing

km-bit words directly. The resulting array-like circuit is said to be bit sliced because each component ALU concurrently processes a separate slice of m-bits from each km bit operand.



(See Fig. 2.10.5 : A 16 bit ALU composed of four 4-bit ALUs linked by carry propagation)

2. Temporal expansion: Use one copy of the m-bit ALU chip in the manner of a serial adder to perform an operation on km-bit words in k-consecutive steps. In each step the ALU processes a separate m-bit slice of each operand.

The processing is called multiplexed processing.

### 2.11 Shift Registers and Shift Operations

- The binary data in a register can be moved within the register from one flip-flop to the other or outside it with application of clock pulses.
- The registers that allow such data transfers are called as **shift registers**.
- Shift registers are used for data storage, data transfer and certain arithmetic and logic operations.

#### Modes of operation of a shift register :

The various modes in which a shift register can operate (also called as register transfer operations) are as follows:

1. Serial input serial output.
2. Parallel in serial out.
3. Serial input parallel output.
4. Parallel in parallel out.

These modes are explained in brief in Table 2.11.1.

Table 2.11.1 : Brief explanation of various modes of shift register

| Sr. No. | Mode                                            | Illustrative diagram | Comments                                                             |
|---------|-------------------------------------------------|----------------------|----------------------------------------------------------------------|
| 1.      | Serial input serial output (serial shift right) |                      | Data bits shift from left to right by 1 position per clock cycle.    |
| 2.      | Serial input serial output (serial shift left)  |                      | Data bits shift from right to left by 1 position per clock.          |
| 3.      | Serial input parallel output                    |                      | All o/p bits are made available simultaneously after 4-clock pulses. |

| Sr. No. | Mode                         | Illustrative diagram | Comments                                                    |
|---------|------------------------------|----------------------|-------------------------------------------------------------|
| 4.      | Parallel input serial output |                      | All inputs are loaded simultaneously but output bit by bit. |

#### 2.11.1 Serial Input Serial Output (Shift Left Mode)

- The serial input serial output type shift register with shift left mode is shown in Fig. 2.11.1.
- Let all the flip-flops be initially in the reset condition i.e.  $Q_3 = Q_2 = Q_1 = Q_0 = 0$ .
- We are going to illustrate the entry of a four bit binary number 1111 into the register.
- When this is to be done, this number should be applied to "D<sub>in</sub>" bit by bit with the MSB bit applied first.




Fig. 2.11.1 : Serial shift left register

- The D input of FF-0 i.e.  $D_0$  is connected to serial data input ( $D_{in}$ ). Output of FF-0 i.e.  $Q_0$  is connected to the input of the next flip-flop i.e.  $D_1$  and so on.

#### Operation :

- Before application of clock signal let  $Q_3, Q_2, Q_1, Q_0 = 0\ 0\ 0\ 0$  and apply MSB bit of the number to be entered to  $D_{in}$ . So  $D_{in} = D_0 = 1$ .
- Apply the clock. On the first falling edge of clock, the FF-0 is set and the stored word in the register is  $Q_3, Q_2, Q_1, Q_0 = 0\ 0\ 0\ 1$




Fig. 2.11.2 : Shift register status after first falling clock edge

- Apply the next bit to  $D_{in}$ . So  $D_{in} = 1$ .
- As soon as the next negative edge of the clock hits, FF-1 will set and the stored word changes to,




Fig. 2.11.3 : Shift register status after the second falling edge of clock




Fig. 2.11.4 : Shift register status after the third falling edge of clock

- Apply the next bit to be stored i.e. 1 to  $D_{in}$ .
- Apply the clock pulse. As soon as the third negative clock edge hits, FF-2 will be set and the output get modified to,  $Q_3 Q_2 Q_1 Q_0 = 0111$

- Similarly with  $D_{in} = 1$ , and with the fourth negative clock edge arriving, the stored word in the register is




Fig. 2.11.5 : Shift register status after the fourth falling edge of clock

Table 2.11.2 : Summary of shift left operation

| Initially       | CLK | $Q_3$ | $Q_2 = D_3$ | $Q_1 = D_2$ | $Q_0 = D_1$ | Serial input $D_{in} = D_0$ |
|-----------------|-----|-------|-------------|-------------|-------------|-----------------------------|
|                 |     | 0     | 0           | 0           | 0           |                             |
| 1 <sup>st</sup> | ↓   | 0     | 0           | 0           | 1           | 1                           |
| 2 <sup>nd</sup> | ↓   | 0     | 0           | 1           | 1           | 1                           |
| 3 <sup>rd</sup> | ↓   | 0     | 1           | 1           | 1           | 1                           |
| 4 <sup>th</sup> | ↓   | 1     | 1           | 1           | 1           | 1                           |

Direction of data travel →

Waveforms for shift left operation :




Fig. 2.11.6 : Waveforms for shift left operation

The waveforms for the shift left operation are shown in Fig. 2.11.6.

**Important Note:** Using the SISO mode, we needed 4 clock pulses to store a 4-bit word. So in general we can conclude that it requires n number of clock pulses to store an n-bit word using SISO mode.

## 2.11.2 Serial In Serial Out (Shift Right Mode)

- The serial input serial output type shift register with shift right mode is shown in Fig. 2.11.7.
- Let all the flip-flops be initially in the reset condition i.e.  $Q_3 = Q_2 = Q_1 = Q_0 = 0$ .
- We are going to illustrate the entry of a four bit binary number 1111 into the register.
- When this is to be done, this number should be applied to "D<sub>in</sub>" bit by bit with the LSB bit applied first.




Fig. 2.11.7 : Serial shift right register

- The D input of FF-3 i.e.  $D_3$  is connected to serial data input ( $D_{in}$ ). Output of FF-3 i.e.  $Q_3$  is connected to the input of the next flip-flop i.e.  $D_2$  and so on.

**Operation :**

- Before application of clock signal let  $Q_3 Q_2 Q_1 Q_0 = 0000$  and apply LSB bit of the number to be entered to  $D_{in}$ . So  $D_{in} = D_0 = 1$ .
- Apply the clock. On the first falling edge of clock, the FF-3 is set, and the stored word in the register is  $Q_3 Q_2 Q_1 Q_0 = 1000$

Q<sub>3</sub> Q<sub>2</sub> Q<sub>1</sub> Q<sub>0</sub> = 1000




Fig. 2.11.8 : Shift register status after first falling clock edge

- Apply the next bit to  $D_{in}$ . So  $D_{in} = 1$ .
- As soon as the next negative edge of the clock hits, FF-2 will set and the stored word changes to,  $Q_3 Q_2 Q_1 Q_0 = 1100$

Q<sub>3</sub> Q<sub>2</sub> Q<sub>1</sub> Q<sub>0</sub> = 1100




Fig. 2.11.9 : Shift register status after the second falling edge of clock

- Q1** Computer Organization & Archi. (MU-Sem 4-CSE) 2-46
- Apply the next bit to be stored i.e. 1 to  $D_{in}$ .
  - Apply the clock pulse. As soon as the third negative clock edge hits, FF-1 will be set and the output get modified to 1.
- $$Q_3 Q_2 Q_1 Q_0 = 1110$$




Fig. 2.11.10 : Shift register status after the third falling edge of clock

- Similarly with  $D_{in} = 1$  and with the fourth negative clock edge arriving, the stored word in the register is




Fig. 2.11.11 : Shift register status after the fourth falling edge of clock

Table 2.11.3 summarizes the shift right operation.

Table 2.11.3 : Summary of shift right operation

|                 | CLK | $D_{in} = Q_3$ | $Q_3 = Q_2$ | $Q_2 = Q_1$ | $Q_1 = Q_0$ | $Q_0$ |
|-----------------|-----|----------------|-------------|-------------|-------------|-------|
| Initially       |     |                | 0           | 0           | 0           | 0     |
| 1 <sup>st</sup> | ↓   | 1              | 1           | 0           | 0           | 0     |
| 2 <sup>nd</sup> | ↓   | 1              | 1           | 0           | 0           | 0     |
| 3 <sup>rd</sup> | ↓   | 1              | 1           | 0           | 1           | 0     |
| 4 <sup>th</sup> | ↓   | 1              | 1           | 1           | 1           | 1     |

Direction of data travel

#### Waveforms for shift right operation :

The waveforms for shift right operation are as shown in Fig. 2.11.12.




Fig. 2.11.12 : Waveforms for the shift right operation

**Important note :** Using the SISO mode, we needed 4-clock pulses to store a 4-bit word. So in general we can conclude that it requires n number of clock pulses to store an n bit word using SISO mode.

#### 2.11.3 Applications of Serial Operation

- The transmission of data from one place to the other takes place in serial manner as shown in Fig. 2.11.13.
- It takes a longer time for serial transmission, because the time required to transmit one bit is equal to the time corresponding to one clock cycle.
- However for long distance communication where the distances are in kilometres, serial communication has an advantage that only one conductor is required to be used.




Fig. 2.11.13 : Application of serial operation

#### 2.12 Serial In Parallel Out (SIPO)

- In this operations the data is entered serially and taken out in parallel.
- That means first the data is loaded bit by bit. The outputs are disabled as long as the loading is taking place.
- As soon as the loading is complete, and all the flip-flops contain their required data, the outputs are enabled so that all the loaded data is made available over all the output lines simultaneously.
- Number of clock cycles required to load a four bit word is 4. Hence the speed of operation of SIPO mode is same as that of SISO mode.




Fig. 2.12.1 : Serial input parallel output mode

### 2.13 Parallel In Serial Out Mode (PISO)

- In this mode, the bits are entered in parallel i.e. simultaneously as shown in Fig. 2.13.1.
- The circuit shown in Fig. 2.13.1 is a four bit parallel input serial output register.
- Output of previous FF is connected to the input of the next one via a combinational circuit.
- The binary input word  $B_0, B_1, B_2, B_3$  is applied through the same combinational circuit.
- There are two modes in which this circuit can work namely shift mode or load mode.




Fig. 2.13.1 : Parallel in serial out shift register

#### Load mode :

- When the shift / load line is low (0), the AND gates 2, 4 and 6 become active. They will pass  $B_1, B_2$  and  $B_3$  bits to the corresponding flip-flops.
- On the low going edge of clock, the binary inputs  $B_0, B_1, B_2, B_3$  will get loaded into the corresponding flip-flops. Thus parallel loading takes place.

#### Shift mode :

- When the shift / load line is high (1), the AND gates 2, 4, 6 become inactive. Hence the parallel loading of the data becomes impossible.
- But the AND gates 1, 3 and 5 become active. Therefore the shifting of data from left to right bit by bit on application of clock pulses.
- Thus the parallel in serial out operation takes place.

### 2.14 Parallel In Parallel Out (PIPO)

- Fig. 2.14.1 demonstrates the parallel in parallel out mode of operation.
- The 4 bit binary input  $B_0, B_1, B_2, B_3$  is applied to the data inputs  $D_0, D_1, D_2$  and  $D_3$  respectively of the four flip-flops.
- As soon as a negative clock edge is applied, the input binary bits will be loaded into the flip-flops simultaneously.
- The loaded bits will appear simultaneously to the output side. Only one clock pulse is essential to load all the bits.




Fig. 2.14.1 : Parallel in parallel out shift register

### 2.15 Universal Shift Register

- A shift register which can shift the data in only one direction is called as a unidirectional shift register.
- A shift register which can shift the data in both the directions is called as a bi-directional shift register.
- Applying the same logic, a shift register which can shift the data in both the directions (shift right or left) as well as load it parallelly, then it is called as a universal shift register.
- Fig. 2.15.1 shows the logic diagram of a universal shift register.




Fig. 2.15.1 : Logic diagram of a universal shift register

- This shift register is capable of performing the following operations :
  1. Parallel loading (parallel input parallel output)
  2. Left shifting
  3. Right shifting
- The Mode control input is connected to Logic 1 for parallel loading operation whereas it is connected to 0 for serial shifting.
- With mode control pin connected to ground, the universal shift register acts as a bi-directional register.
- For serial left operation, the input is applied to the serial input which goes to AND gate-1 in Fig. 2.15.1.
- Whereas for the shift right operation, the serial input is applied to D input (input of AND gate 8).
- The well known example of universal shift register in the IC form is IC7495.

#### 2.16 Exam Pack (University and Review Questions)

##### Syllabus Topic : Von Neumann Model

- Q. Explain von Neumann's system.  
(Ans. : Refer section 2.1.1) (5 Marks)
- Q. What is stored program concept?  
(Ans. : Refer section 2.1.1(5)) (May 2014, 3 Marks)
- Q. Define stored program concept and draw Von Neumann's Architecture.  
(Ans. : Refer section 2.1.1) (Dec. 2014, 5 Marks)
- Q. What is stored program concept in digital computer ? (Ans. : Refer section 2.1.1)  
(May 2015, 3 Marks)

- Q. Explain role of different registers like IR, PC, SP, AC, MAR and MDR used in Von Neumann model.  
(Ans. : Refer section 2.1) (Dec. 2015, 5 Marks)

- Q. Explain Von Neumann architecture in detail.  
(Ans. : Refer section 2.1) (Dec. 2016, 5 Marks)

##### Syllabus Topic : Instruction Formats

- Q. Write a short note on instruction formats.  
(Ans. : Refer section 2.2.1) (5 Marks)
- Q. Explain single address, two address and three address instructions.  
(Ans. : Refer section 2.2.2) (5 Marks)
- Q. Explain polish notation  
(Ans. : Refer section 2.2.3) (5 Marks)

##### Syllabus Topic : Basic Instruction Cycle

- Q. Explain basic instruction cycle.  
(Ans. : Refer section 2.2.4) (5 Marks)
- Q. Explain the instruction cycle with interrupts.  
(Ans. : Refer section 2.2.5) (5 Marks)

##### Syllabus Topic : Addressing Modes

- Q. Explain addressing modes of a processor.  
(Ans. : Refer section 2.3) (10 Marks)
- Q. Explain in detail different types of addressing modes.  
(Ans. : Refer section 2.3) (Dec. 2014, 10 Marks)

##### Syllabus Topic : Instruction Interpretation and Sequencing

- Q. Compare pipelined vs non-pipelined system.  
(Ans. : Refer section 2.5.1) (5 Marks)

##### Syllabus Topic : Basic pipelined datapath and control

- Q. Write a short note on six stage pipelined system.  
(Ans. : Refer section 2.5.1) (5 Marks)

- Q. What is instruction pipelining ?  
(Ans. : Refer section 2.5.2) (May 2014, 6 Marks)

- Q. Explain six stage instruction pipelines with suitable diagram. (Ans. : Refer section 2.5.2)  
(Dec. 2014, 10 Marks)

- Q. What is instruction pipelining ? What are advantages of pipelining ? (Ans. : Refer section 2.5.2)  
(May 2015, 6 Marks)

- Q. Explain six stage instruction pipeline with suitable diagram. (Ans. : Refer section 2.5.2)  
(Dec. 2015, 10 Marks)

##### Syllabus Topic : Pipeline Hazards : Data Dependencies, Data Hazards, Branch Hazards

- Q. Explain various pipeline hazards with their solutions.  
(Ans. : Refer sections 2.7 and 2.7.1) (5 Marks)

##### Syllabus Topic : Branch Prediction

- Q. Explain branch prediction .  
(Ans. : Refer sections 2.7.2.4 and 2.7.3) (10 Marks)

- Q. What are the types of pipeline hazards ?  
(Ans. : Refer section 2.7) (Dec. 2014, 5 Marks)

- Q. Pipeline Hazards.  
(Ans. : Refer section 2.7) (May 2015, 7 Marks)

- Q. Explain various pipeline hazards.  
(Ans. : Refer section 2.7) (May 2016, 5 Marks)

- Q. Explain various pipeline hazards with example.  
(Ans. : Refer section 2.7) (Dec. 2016, 5 Marks)

- Q. Explain different pipelining hazards.  
(Ans. : Refer section 2.7) (May 2017, 10 Marks)

##### Syllabus Topic : Performance Measures of Computer Architecture CPI, Speedup, Efficiency, Throughput

- Q. Explain various performance metrics of CPU.  
(Ans. : Refer section 2.8) (10 Marks)

##### Syllabus Topic : Amdahl's law

- Q. Explain Amdahl's Law.  
(Ans. : Refer section 2.9.1) (10 Marks)

##### Syllabus Topic : ALU and Shifters

- Q. Design a sequential ALU.  
(Ans. : Refer section 2.10.2) (5 Marks)

# CHAPTER 3

## Module III

# Control Unit Design

### Syllabus

Hardwired control unit design methods : State table, delay element, sequence counter with examples like control unit for multiplication and division, Microprogrammed control Unit: Microinstruction sequencing and execution. Micro operations, Wilkies's microprogrammed Control Unit, Examples on microprograms.

### 3.1 CPU Architecture and Register Organization

→ (MU - May 2016)

Q. Describe the register organization within the CPU.  
May 16, 10 Marks




Fig. 3.1.1 : General architecture of a microprocessor

Fig 3.1.1 shows the architecture of microprocessor. This architecture is divided in different groups as follows :

1. Registers
2. Arithmetic and logic unit
3. Interrupt control

#### 4. Timing and control circuitry

- It consists of PIPo (Parallel in parallel out) register as shown in Fig. 3.1.2.
- This section is also called as scratch pad memory. It stores data and address of memory.
- The register organization affects the length of program, the execution time of program and simplification of the program. To achieve better performance, the number of registers should be large.
- The architecture of microcomputer depends upon the number and type of the registers used in microprocessor. It consists 8-bit registers or 16 bit registers.
- The register section varies from microprocessor to microprocessor.
- The registers are used to store the data and address.
- These registers are classified as :
  - o Temporary registers
  - o General purpose registers
  - o Special purpose registers.

Computer Organization & Archi. (MU-Sem 4-CSE) 3-2 Control Unit Design

#### 3.1.1 Register Section




Fig. 3.1.2 : 8 bit register

#### 3.1.2 Arithmetic and Logical Unit

- This section processes data i.e. it performs arithmetic and logical operations.
- It performs arithmetic operations like addition, subtraction and logical operations like ANDing, ORing, EX-ORing, etc.
- The ALU is not available to the user. Its word length depends upon the width of an internal data bus.
- The ALU is controlled by timing and control circuits.
- It accepts operands from memory or register. It stores result of arithmetic and logic operations in register or memory.
- It provides status of result to the flag register. Flag register shows status of result.
- ALU looks after the branching decisions.

#### 3.1.3 Interrupt Control

This block accepts different interrupt request inputs. When a valid interrupt request is present it informs control logic to take action in response to each signal.

#### 3.1.4 Timing and Control Unit

- This is a control section of microprocessor made up of synchronous sequential logic circuit.
- It controls all internal and external circuits.
- It operates with reference to clock signal.
- This accepts information from instruction decoder and generates microsteps to perform it. In addition to this, the block accepts clock inputs, performs sequencing and synchronising operations. The synchronization is required for communication between microprocessor




Fig. 3.2.1 : Basic instruction cycle

Fig. 3.2.1 shows the basic instruction cycle. It comprises of the fetch and executes cycle in a loop to execute huge number of instructions, until it reaches the halt instruction.

The fetch cycle comprises of the following operations :

1. Program Counter (PC) holds address of next instruction to fetch; hence the CPU (Processor) fetches instruction from memory location pointed to by PC. This is done by providing the value of the PC to the MAR and giving the Read control

- Control Unit Design
- Signal to the memory. On this the memory provides the value in the given address (which is the instruction) to MBR.
  - 2. The PC value has to be incremented to point to the next instruction. (Sometimes the value of PC may have been completely changed in case of some special instructions called as branching instructions).
  - 3. The instruction is loaded into Instruction Register (IR) from the MBR.
  - 4. Finally the processor interprets or decodes the instruction. The processor performs required operations in the execute cycle.
  - In the execute cycle the operation asked to be performed by the instruction is done. It may comprise of one or more of the following operations :
    1. Transfer of data between processor and memory or between processor and I/O module.
    2. Processing of data like some arithmetic or logical operations on data.
    3. Change of the sequence of operation i.e. branching instructions.

### 3.2.1 Interrupt Cycle

- Fetch and execute are not the only two states in the instruction cycle. There is one more state i.e. Interrupt cycle.
- In this subsection we will see the concept of interrupt in short and the interrupt cycle.




Fig. 3.2.2 : Complete basic instruction cycle

- You will notice in Fig. 3.2.2, the interrupts are checked for, after the execute cycle and processed if enabled and exist; else, it fetches the next instruction.
- The detailed instruction cycle is shown in Fig. 3.2.3.




Fig. 3.2.3 : Detailed instruction cycle

- In Fig. 3.2.3, there are some states drawn on the upper side, while some on the lower side. The ones on the upper side are the operations carried out on the buses or are external operations, while the ones at the lower level are the operations carried out inside the CPU or are internal operations.
- The instruction cycle begins from the "Instruction address calculation" state, wherein the address of the next instruction is calculated or the value of the PC is updated. Then the instruction is fetched, which requires the operation on the buses.
- The instruction fetched is then decoded. Until this state, it is the fetch cycle.
- In the execute cycle, the operand address is calculated and the operands are fetched from the calculated address. Again to fetch the operands, we require the buses. After fetching the operand, if more operands are required for multiple operand instructions, then the next state is again calculate the operand address i.e. the address of the next operand. Once all the operands are fetched, the data operation is carried out as per the operation indicated in the instruction.
- Now for the result storage again the address of operand is calculated and the result is stored in the specified location of the memory. In case of multiple operands again the calculation and storage process for the operand continues until all the operands are stored.
- Now begins the interrupt cycle, wherein the first step is to check the presence of an enabled interrupt. If there is none, then the next state as seen in the Fig. 3.2.3 is the calculation of next instruction address i.e. executes the next sequential instruction.

**Syllabus Topic : Micro programmed control Unit : Microinstruction sequencing and execution, Micro Operations**

### 3.3 Instruction, Micro-Instructions and Micro-operations: Interpretation and Sequencing

→ (MU - May 2015, May 2016, Dec 2016)

Q. Explain Microinstruction sequencing and execution. May 15, 7 Marks

| Computer Organization & Archi. (MU-Sem 4-CSE)                 |                  |
|---------------------------------------------------------------|------------------|
| Q. Microinstructions to execute an instruction<br>MOV(R1) R2. | May 16, 6 Marks  |
| Q. Explain micro instruction sequencing and execution.        | Dec 16, 10 Marks |




Fig. 3.3.1 : Data path structure with control signals

- The structure of the CPU seen in section 3.2 is shown in details in Fig. 3.3.1. This structure has a peculiarity that all the control signals are shown in it.
- Programs are executed as a sequence of instructions. As seen in the previous sections of this chapter, each instruction consists of a series of steps that make up the instruction cycle i.e. fetch, decode, etc. Each of these steps is, in turn, made up of a smaller series of steps called micro-operations or micro-instructions.
- Control signals are issued to perform these micro-operations and micro-instructions are these control signals.
- Fig. 3.3.1 shows the structure of the CPU with these micro-instructions or the control signals.
- It also shows those registers as already seen in section 3.2 like PC, MAR, MBR, etc.
- There are some registers like the register 'Y' to provide one of the operand to the ALU as shown in the Fig. 3.3.1.
- Another register is the 'Z' register, which is used to store the result given by the ALU.
- A "temp" register or the temporary register to store some temporary data.
- The set of registers R0 to Rn (the value of 'n' depends on the registers in the CPU) for general purpose operations.
- There is also an instruction decoder for decoding the instructions stored in the instruction register and in turn provides the micro-instructions or the control signals for the resources inside and outside the CPU.
- The ALU also gets the control signals from this decoder indicating the operation to be performed like Add, Sub, and AND etc.
- The ALU also has an extra input called as  $C_{in}$  i.e. the carry input as required for adder.

### 3.3.1 Fetch Cycle

| Q. Explain fetch cycle with the corresponding micro-program. |          |
|--------------------------------------------------------------|----------|
| T1                                                           | PC → MAR |

Table 3.3.1 : Microinstructions for the fetch cycle

| Operation | Microinstruction |
|-----------|------------------|
| T1        | PC → MAR         |

| Computer Organization & Archi. (MU-Sem 4-CSE) |          |
|-----------------------------------------------|----------|
| T2                                            | M → MBR  |
| T3                                            | MBR → IR |

Control Unit Design  
instruction and the location of the operand. We will see some examples in this subsection.

- The first example we will take for the execution of a direct addressed operand. In this case the address of the operand is directly given in the instruction. It involves different operations in various t-states as shown in Table 3.3.2 assuming the instruction ADD R1, [X].

Table 3.3.2 : Microinstructions for the execute cycle of direct addressed mode of operand access

| Operation | Microinstructions |
|-----------|-------------------|
| T1        | IR → MAR          |
| T2        | M → MBR           |
| T3        | MBR → R1          |
| T4        | R1 → Z            |

In the first t-state, the address of the instruction to be executed is given to the MAR register from the PC register. To perform this operation the control signals given are  $PC_{out}$  and  $MAR_{in}$ . This will make the PC register give out its data and the MAR register accept this data. Also the memory is indicated to perform a read operation from memory hence the signal "Read".

- To increment the value of PC, the various operations are performed on ALU signals i.e. Clear Y, Set  $C_{in}$ , Add,  $Z_{in}$ . The 'Y' register is cleared and the carry flag is set. Now when the ALU is said to perform the "ADD" operation it will add the contents of the 'Y' register, carry flag and the contents of the internal data bus.
- The contents of the internal data bus are nothing but the value given out by the PC register. Hence the PC is added with '1' i.e. the carry flag and hence incremented value of PC is given to the 'Z' register.
- In the second clock pulse the CPU has to wait for the memory operation, but in the same time it can transfer the result in 'Z' register to the PC register with the control signals namely  $Z_{out}$  and  $PC_{in}$ . This could not be done in the previous t-state, as two data cannot be given simultaneously on the data bus, else it will get mixed up. Only one data can be given on the data bus in any clock pulse, but as many as required can accept the data.
- In the final t-state, the contents received from the memory i.e. the instruction is transferred to its correct place i.e. the instruction register. This is done by the control signals namely  $MBR_{out}$  and  $IR_{in}$ . This also completes the entire fetch operation of the instruction.

### 3.3.2 Execute Cycle

- Execute cycle as discussed can be of various types based on the operation to be performed in the

In the third t-state the contents of the MBR, which is the content of memory location with the address 'X', is placed on the internal data bus and the ALU is indicated to perform the addition operation. It adds the contents of the 'Y' register and the contents of the internal data bus, and the result is given to the 'Z' register.

- An extra t-state is required to send the data from the 'Z' register to the register R1, as seen earlier two data cannot be given simultaneously on the data bus in the

same t-state. And the contents of memory location with the address 'X' are already put on the data bus in the third t-state.

The fourth t-state is thus required to transfer the data from register 'Z' to register R1 using the signals  $Z_{out}, R1_{in}$ .

Another execute cycle we will be studying in this sub-section is for the indirect addressed operand. In this case, the address given in the instruction is the memory location that contains the address of the operand.

The Table 3.3.3 shows the micro-operations required for such an execute cycle for an example instruction ADD R1, [X].

Table 3.3.3 shows the control signals to be given exactly similar to that of the Table 3.3.2, with a minor difference i.e. the value received in the MBR on first memory read is the operand address and hence is to be given back to the memory to fetch the actual operand.

Table 3.3.3 : Microinstructions of the execute cycle of an indirect addressed operand instruction

|    | Operation                 | Microinstructions                                                            |
|----|---------------------------|------------------------------------------------------------------------------|
| T1 | IR $\rightarrow$ MAR      | IR <sub>out</sub> (address), MAR <sub>in</sub> , Read, Clear C <sub>in</sub> |
| T2 | M $\rightarrow$ MBR       | R1 <sub>out</sub> , Y <sub>in</sub> , Wait for memory read cycle             |
| T3 | MBR $\rightarrow$ MAR     | MBR <sub>out</sub> (address), MAR <sub>in</sub> , Read                       |
| T4 | M $\rightarrow$ MBR       | Wait for memory read cycle                                                   |
| T5 | MBR + R1 $\rightarrow$ R1 | MBR <sub>out</sub> , Add, Z <sub>in</sub>                                    |
| T6 |                           | Z <sub>out</sub> , R1 <sub>in</sub>                                          |

### 3.3.3 Interrupt Cycle

- It is concerned to perform the test for any pending interrupts at the end of every instruction execution and if an interrupt occurs.
- It involves the different micro-operations for various t-states as shown in Table 3.3.4.
- Here you will notice a special register used called as the stack pointer (SP), which always points to the top of the stack. This stack is used to store the return address of the interrupted program.

Table 3.3.4 : Microinstructions for the interrupt cycle

|    | Operation                    | Microinstructions                                                            |
|----|------------------------------|------------------------------------------------------------------------------|
| T1 | SP $\leftarrow$ SP - 1       | SP <sub>out</sub> (address), Decrement, Z <sub>in</sub>                      |
| T2 | SP $\rightarrow$ MAR         | Z <sub>out</sub> , MAR <sub>in</sub> , SP <sub>in</sub>                      |
| T3 | PC $\rightarrow$ MBR         | PC <sub>out</sub> (return address), MBR <sub>in</sub> , Write                |
| T4 | ISR address $\rightarrow$ PC | ISR address out, PC <sub>in</sub> (new address), Wait for memory write cycle |

The control signals are to be generated using the control unit. The design of this control unit can be done in two ways namely: Hardwired Control Unit and Microprogrammed Control Unit. We will see these two methods in the subsequent sections.

### Syllabus Topic : Examples on Microprograms

#### 3.3.4 Examples of Microprograms

- Write a microprogram for the instruction : MOV R<sub>3</sub>, R<sub>4</sub>

1. Write a microprogram for the instruction : MOV R<sub>3</sub>, R<sub>4</sub>

|    | Operation                 | Microinstructions                                                            |
|----|---------------------------|------------------------------------------------------------------------------|
| T1 | PC $\rightarrow$ MAR      | PCout, MARin, Read, Clear y, Set Cin, Add, Zin                               |
| T2 | M $\rightarrow$ MBR       | R <sub>3</sub> <sub>out</sub> , Y <sub>in</sub> , Wait for memory read cycle |
| T3 | MBR $\rightarrow$ MAR     | MBR <sub>out</sub> (address), MAR <sub>in</sub> , Read                       |
| T4 | M $\rightarrow$ MBR       | Wait for memory read cycle                                                   |
| T5 | MBR + R1 $\rightarrow$ R1 | MBR <sub>out</sub> , Add, Z <sub>in</sub>                                    |
| T6 |                           | Z <sub>out</sub> , R1 <sub>in</sub>                                          |

Computer Organization & Archi. (MU-Sem 4-CSE) 3-8

- Write a microprogram for the instruction : ADD R<sub>3</sub>, R<sub>4</sub>

2. Write a microprogram for the instruction : ADD R<sub>3</sub>, R<sub>4</sub>

Q. Write microprogram for : ADD [R1], [R2] (5 Marks)

| T-state | Operation                        | Microinstructions                                               |
|---------|----------------------------------|-----------------------------------------------------------------|
| T 1     | PC $\rightarrow$ MAR             | PCout, MARin, Read, Clear y, Set Cin, Add, Zin                  |
| T 2     | M $\rightarrow$ MBR              | Zout, PCin, Wait for memory fetch cycle                         |
| T 3     | MBR $\rightarrow$ IR             | MBRout, IRin                                                    |
| T 4     | R <sub>3</sub> $\rightarrow$ x   | R <sub>3</sub> <sub>out</sub> , X <sub>in</sub> , CLRC          |
| T 5     | R <sub>4</sub> $\rightarrow$ ALU | R <sub>4</sub> <sub>out</sub> , ADD, Z <sub>in</sub>            |
| T 6     | Z $\rightarrow$ R <sub>3</sub>   | Z <sub>out</sub> , R <sub>3</sub> <sub>in</sub>                 |
| T 7     | Check for intr                   | Assumption enabled intr pending<br>CLRX, SETC, SPout, SUB, Zin, |
| T 8     | SP $\leftarrow$ Sp - 1           | Zout, SPin, MARin                                               |
| T 9     | PC $\rightarrow$ MDR             | PCout, MDR in, WRITE                                            |
| T 10    | MDR $\rightarrow$ [SP]           | Wait for mem access                                             |
| T 11    | PC $\leftarrow$ IS Raddr         | PCin IS Raddr out                                               |

- Write a microprogram for the instruction : ADD R<sub>3</sub>, [R<sub>4</sub>]

4. Write a microprogram for the instruction : ADD R<sub>3</sub>, [R<sub>4</sub>]

| T-state | Operation                                   | Microinstructions                                               |
|---------|---------------------------------------------|-----------------------------------------------------------------|
| T1      | PC $\rightarrow$ MAR                        | PCout, MARin, Read, Clear y, Set Cin, Add, Zin                  |
| T2      | M $\rightarrow$ MBR                         | Zout, PCin, Wait for memory fetch cycle                         |
| T3      | MBR $\rightarrow$ IR                        | MBRout, IRin                                                    |
| T4      | R <sub>4</sub> $\rightarrow$ MAR            | R <sub>4</sub> <sub>out</sub> , MAR <sub>in</sub> , READ, CLRC  |
| T5      | Mem $\rightarrow$ MDR                       | Wait for mem access                                             |
| T6      | R <sub>3</sub> $\rightarrow$ X <sub>1</sub> | R <sub>3</sub> <sub>out</sub> , X <sub>in</sub>                 |
| T7      | Z $\rightarrow$ R <sub>3</sub>              | Z <sub>out</sub> , R <sub>3</sub> <sub>in</sub>                 |
| T8      | Check for intr                              | Assumption enabled intr pending<br>CLRX, SETC, SPout, SUB, Zin, |
| T9      | SP $\leftarrow$ Sp - 1                      | Zout, SPin, MARin                                               |
| T10     | PC $\rightarrow$ MDR                        | PCout, MDR in, WRITE                                            |
| T11     | MDR $\rightarrow$ [SP]                      | Wait for mem access                                             |
| T12     | PC $\leftarrow$ IS Raddr                    | PCin IS Raddr out                                               |

- Write a microprogram for the instruction : ADD R<sub>3</sub>, [R<sub>4</sub>]

| T-state | Operation                      | Microinstructions                                               |
|---------|--------------------------------|-----------------------------------------------------------------|
| T1      | PC $\rightarrow$ MAR           | PCout, MARin, Read, Clear y, Set Cin, Add, Zin                  |
| T2      | M $\rightarrow$ MBR            | Zout, PCin, Wait for memory fetch cycle                         |
| T3      | MBR $\rightarrow$ IR           | MBRout, IRin                                                    |
| T4      | mem $\rightarrow$ MDR          | Wait for mem access                                             |
| T5      | MDR $\rightarrow$ ALU          | MDR <sub>out</sub> , Z <sub>in</sub> , ADD                      |
| T6      | Z $\rightarrow$ R <sub>3</sub> | Z <sub>out</sub> , R <sub>3</sub> <sub>in</sub>                 |
| T7      | Check for intr                 | Assumption enabled intr pending<br>CLRX, SETC, SPout, SUB, Zin, |
| T8      | SP $\leftarrow$ Sp - 1         | Zout, SPin, MARin                                               |
| T9      | PC $\rightarrow$ MDR           | PCout, MDR in, WRITE                                            |
| T10     | MDR $\rightarrow$ [SP]         | Wait for mem access                                             |
| T11     | PC $\leftarrow$ IS Raddr       | PCin IS Raddr out                                               |

| T-state | Operation                | Microinstructions    |
|---------|--------------------------|----------------------|
| T8      | $SP \leftarrow Sp - 1$   | Zout, SPin, MARin    |
| T9      | $PC \rightarrow MDR$     | PCout, MDR in, WRITE |
| T10     | $MDR \rightarrow [SP]$   | Wait for mem access  |
| T11     | $PC \leftarrow IS Raddr$ | PCin IS Raddr out    |

6. Write a microprogram for the instruction : ADD R<sub>3</sub>, 45H

| T-state | Operation                                     | Microinstructions                                               |
|---------|-----------------------------------------------|-----------------------------------------------------------------|
| T1      | $PC \rightarrow MAR$                          | PCout, MARin, Read, Clear y, Set Cin, Add, Zin                  |
| T2      | $M \rightarrow MBR$<br>$PC \leftarrow PC + 1$ | Zout, PCin, Wait for memory fetch cycle                         |
| T3      | $MBR \rightarrow IR$                          | MBRout, IRin                                                    |
| T4      | $R_3 \rightarrow X$                           | $R_{out}, X_{in}, CLRC$                                         |
| T5      | $IR_{out} \rightarrow ALU$                    | $IR_{out}, ADD, Z_{in}$                                         |
| T6      | $Z \rightarrow R_3$                           | $Z_{out}, R_3 \text{ in}$                                       |
| T7      | Check for intr                                | Assumption enabled intr pending<br>CLRX, SETC, SPout, SUB, Zin, |
| T8      | $SP \leftarrow Sp - 1$                        | Zout, SPin, MARin                                               |
| T9      | $PC \rightarrow MDR$                          | PCout, MDR in, WRITE                                            |
| T10     | $MDR \rightarrow [SP]$                        | Wait for mem access                                             |
| T11     | $PC \leftarrow IS Raddr$                      | PCin IS Raddr out                                               |

7. Write a microprogram for the instruction : ADD R<sub>3</sub>, [45H]

| T-state            | Operation                                     | Microinstructions                              |
|--------------------|-----------------------------------------------|------------------------------------------------|
| T1                 | $PC \rightarrow MAR$                          | PCout, MARin, Read, Clear y, Set Cin, Add, Zin |
| T2                 | $M \rightarrow MBR$<br>$PC \leftarrow PC + 1$ | Zout, PCin, Wait for memory fetch cycle        |
| T3                 | $MBR \rightarrow IR$                          | MBRout, IRin                                   |
| T4                 | $IR_{out} \rightarrow MAR$                    | $IR_{out}, MAR_{in}, D, CLRC$                  |
| R <sub>3</sub> → X | $R_3 \rightarrow X$                           | $R_3 \dots X$                                  |

| T-state | Operation                                      | Microinstruction                                                |
|---------|------------------------------------------------|-----------------------------------------------------------------|
| T5      | $mem \rightarrow MDR$                          | Wait for mem access                                             |
| T6      | $MDR \rightarrow ALU$<br>[R <sub>3</sub> + 45] | $MDR_{out}, Z_{in}, ADD$                                        |
| T7      | $Z \rightarrow R_3$                            | $Z_{out}, R_3 \text{ in}$                                       |
| T8      | Check for intr                                 | Assumption enabled intr pending<br>CLRX, SETC, SPout, SUB, Zin, |
| T9      | $SP \leftarrow Sp - 1$                         | $Z_{out}, SP_{in}, MARin$                                       |
| T10     | $PC \rightarrow MDR$                           | PCout, MDR in, WRITE                                            |
| T11     | $MDR \rightarrow [SP]$                         | Wait for mem access                                             |
| T12     | $PC \leftarrow IS Raddr$                       | PCin IS Raddr out                                               |

8. Write a microprogram for the instruction ADDX, [Y]

| T-state | Operation                                       | Microinstruction                                                |
|---------|-------------------------------------------------|-----------------------------------------------------------------|
| T1      | $PC \rightarrow MAR$                            | PCout, MARin, READ, CLRT, SETC, ADD, Z                          |
| T2      | $mem \rightarrow MDR$<br>$PC \leftarrow PC + 1$ | Wait for mem access                                             |
| T3      | $MDR \rightarrow IR$                            | $MDR_{out}, IR_{in}$                                            |
| T4      | $Y \rightarrow MAR$                             | $Y_{out}, MAR_{in}, READ, CLRC$                                 |
| T5      | $mem \rightarrow MDR$<br>$X \rightarrow Temp$   | Wait for mem access                                             |
| T6      | $MDR \rightarrow ALU$                           | $MDR_{out}, Z_{in}, ADD$                                        |
| T7      | $Z \rightarrow X$                               | $Z_{out}, X_{in}$                                               |
| T8      | Check for intr                                  | Assumption enabled intr pending<br>CLRX, SETC, SPout, SUB, Zin, |
| T9      | $SP \leftarrow Sp - 1$                          | Zout, SPin, MARin                                               |
| T10     | $PC \rightarrow MDR$                            | PCout, MDR in, WRITE                                            |
| T11     | $MDR \rightarrow [SP]$                          | Wait for mem access                                             |
| T12     | $PC \leftarrow IS Raddr$                        | PCin IS Raddr out                                               |

9. Write a microprogram for the instruction : ADD X, [[400]]

| T-state | Symbolic operations                             | Microinstruction                                                |
|---------|-------------------------------------------------|-----------------------------------------------------------------|
| T1      | $PC \rightarrow MAR$                            | $PC_{out}, MAR_{in}, READ, CLRT, SETC, ADD, Z$                  |
| T2      | $mem \rightarrow MDR$<br>$PC \leftarrow PC + 1$ | Wait for mem access                                             |
| T3      | $MDR \rightarrow IR$                            | $MDR_{out}, IR_{in}$                                            |
| T4      | $IR_{out} \rightarrow MAR$                      | $IR_{out}, MAR_{in}, READ, CLRC$                                |
| T5      | $mem \rightarrow MDR$<br>$X \rightarrow Temp$   | Wait for mem access                                             |
| T6      | $MDR \rightarrow MAR$                           | $MDR_{out}, MAR_{in}, READ$                                     |
| T7      | $mem \rightarrow MDR$                           | Wait for mem access                                             |
| T8      | $MDR \rightarrow ALU$                           | $MDR_{out}, ADD, Z_{in}$                                        |
| T9      | $Z \rightarrow X$                               | $Z_{out}, X_{in}$                                               |
| T10     | Check for intr                                  | Assumption enabled intr pending<br>CLRX, SETC, SPout, SUB, Zin, |
| T11     | $SP \leftarrow Sp - 1$                          | Zout, SPin, MARin                                               |
| T12     | $PC \leftarrow IS Raddr$                        | PCin IS Raddr out                                               |

### 3.3.5 Applications of Microprogramming

→ (MU - May 2014, May 2015)

Q. What are applications of microprogramming?

May 14, May 15, 3 Marks

#### Applications of Microprogramming

- 1. In realization of control unit
- 2. In operating system
- 3. In high-level language support
- 4. In microdiagnostics
- 5. In user tailoring
- 6. In emulation

Fig. 3.3.2 : Applications of Microprogramming

#### Control Unit Design

- The applications of microprogramming are :
- 1. In Realization of control unit : Microprogramming is used widely now for implementing the control unit of computers.
- 2. In Operating system : Microprograms can be used to implement some of the primitives of operating system. This simplifies operation system implementation and also improves the performance of the operating system.
- 3. In High-Level Language support : In High-Level language various sub functions and data types can be implemented using microprogramming. This makes compilation into an efficient machine language from possible.
- 4. In Micro diagnostics : Microprogramming can be used for detection isolation monitoring and repair of system errors. This known as micro diagnostics and they significantly enhance system maintenance.
- 5. In User Tailoring : By using RAM for implementing control memory (CM), it is possible to tailor the machine to different applications.
- 6. In Emulation : Emulation refers to the use of a microprograms on one machine to execute programs originally written for another machine. This is used widely as an aid for users in migrating from one computer to another.

Syllabus Topic : Hardwired Control Unit Design  
Methods: State table, delay element, sequence counter with examples like control unit for multiplication and division

#### 3.4 Control Unit : Hardwired Control Unit Design Methods

→ (MU - May 2014, May 2015, Dec 2015, Dec 2016, May 2017)

Q. Explain with diagram functioning of Hardwired Control unit.

May 15, 8 Marks

Q. Describe hardwired control unit and specify its advantages.

May 14, Dec. 15, Dec. 16, May 17, 10 Marks

The hardwired Control unit is viewed as a sequential combinational logic circuit. It is used to generate a sequence of fixed sequences of control signals. It is implemented using any of a variety of "standard" digital logic circuits.

- The major advantages of hardwired control units are higher speed of operation and smaller space required for implementation on silicon wafer i.e. the IC for implementation of logic circuit, since the components required are integrated circuit.
- The only disadvantage is that modifications to the design are slightly difficult.
- The use of hardwired control unit is mostly found in RISC designs.
- There are different methods to implement hardwired control unit :

- State table method.
- Delay-Element method.
- Sequence counter method.
- PLA method.

#### 1. State table method

Q. Write short note on state table method of control unit design (5 Marks)

- In this method state transition for each instruction is made and hence a state table is obtained.
- This state table is then combined to form a instruction set state table, where all the instructions (OPCODE) are considered as inputs and according to this the next state is being determined. Each state with a set of microinstructions to be issued to various components of the processor as well as external control signals.
- This state table is then implemented using flip-flops and combinational circuit to generate different control signals.
- An example state table implementation is shown in Fig. 3.4.1.

| Inputs         |                                     |                                     |       |                                     |  |
|----------------|-------------------------------------|-------------------------------------|-------|-------------------------------------|--|
| State          | I <sub>1</sub>                      | I <sub>2</sub>                      | ..... | I <sub>m</sub>                      |  |
| S <sub>1</sub> | S <sub>1,1</sub> , O <sub>1,1</sub> | S <sub>1,2</sub> , O <sub>1,2</sub> | ..... | S <sub>1,m</sub> , O <sub>1,m</sub> |  |
| S <sub>2</sub> | S <sub>2,1</sub> , O <sub>2,1</sub> | S <sub>2,2</sub> , O <sub>2,2</sub> | ..... | S <sub>2,m</sub> , O <sub>2,m</sub> |  |
| :              |                                     |                                     | ..... |                                     |  |
| S <sub>n</sub> | S <sub>n,1</sub> , O <sub>n,1</sub> | S <sub>n,2</sub> , O <sub>n,2</sub> | ..... | S <sub>n,m</sub> , O <sub>n,m</sub> |  |

Fig. 3.4.1(a) : Mealy

| State          | Inputs           |                  |       |                  | Outputs        |
|----------------|------------------|------------------|-------|------------------|----------------|
|                | I <sub>1</sub>   | I <sub>2</sub>   | ..... | I <sub>m</sub>   | O <sub>1</sub> |
| S <sub>1</sub> | S <sub>1,1</sub> | S <sub>1,2</sub> | ..... | S <sub>1,m</sub> | O <sub>1</sub> |
| S <sub>2</sub> | S <sub>2,1</sub> | S <sub>2,2</sub> | ..... | S <sub>2,m</sub> | O <sub>2</sub> |
| :              |                  |                  | ..... |                  |                |
| S <sub>n</sub> | S <sub>n,1</sub> | S <sub>n,2</sub> | ..... | S <sub>n,m</sub> | O <sub>n</sub> |

(b) Moore Type

Fig. 3.4.1 : State tables for a finite-state machine

#### 2. Delay element method

- This method is implemented using delay elements i.e. D-flip-flops.
- A flipflop is made to give output logic '1' after the specific event or in a t-state in sequence and the outputs of these flipflops are used to generate control signals or the micro-instructions i.e. two operations that require a delay of 1 t-state between them are separated by a D flipflop between them. Fig. 3.4.2 shows its implementation.




Fig. 3.4.2 : Use of D flip flop as a delay element between two sets of control signals




Fig. 3.4.3 : Use of OR gate in delay element method of Hardwired control unit

- The signals that activate the same control signal are ORed together i.e. if a signal has to be activated from the outputs of multiple flipflops then an OR gate is used as shown in Fig. 3.4.3.

- In case if a decision is to be made then it is implemented using a If-Then-Else circuit i.e. two AND gates coupled to a OR gate. This is shown in Fig. 3.4.4.




Fig. 3.4.4 : Implementation of If-Then-Else in delay element method of Hardwired control unit

#### 3. Sequence counter method

- Q. Explain the sequence counter method of hardwired control unit (5 Marks)

- In this method, multiple clock signals are derived from the master clock using a standard counter-decoder approach as shown in Fig. 3.4.5. These signals are applied to the combinational portion of the circuit.
- As shown in Fig. 3.4.5, the counter keeps on incrementing and generating different counts. The counts are decoded using a decoder and the decoder outputs are given to various components as control signals in the CPU.




Fig. 3.4.5 : Sequential counter method of Hardwired control unit implementation

#### 4. PLA method

- In this method a PLA (Programmable Logic Array) is used to generate the control signals. PLA is an array of AND gates at input and the OR gates at output.
- The inputs are to be given to the AND gates, which can be connected to the specific OR gates as required.

- The OR gates outputs are the outputs of the overall PLA and are used as control signals in the system i.e. the inputs to the AND array is from various control signals generated and the output of the OR array is given as control signals to various components of the processor as well as the external control signals required.

- Fig 3.4.6 shows the implementation of the PLA method of implementation of control unit.




Fig. 3.4.6 : PLA Technique


#### 3.5 Control Unit : Soft Wired (Micro programmed) Control Unit Design Methods

→ (MU - May 2014)

- Q. Explain with block diagram the micro-programmed control unit (5 Marks)

- Q. Explain with diagram functioning of Microprogrammed Control Unit. May 14, 8 Marks

- Micro programmed control unit generates control signals based on the microinstructions stored in a special memory called as the control memory.
- Each instruction points to a corresponding location in the control memory that loads the control signals in the control register.
- The control register is then read by a sequencing logic that issues the control signals in a proper sequence.
- The implementation of the micro programmed is shown in the Fig. 3.5.1.
- The Instruction Register (IR), Status flag and condition codes are read by the sequencer that generates the address of the control memory location for the corresponding instruction in the IR.
- This address is stored in the Control address register that selects one of the locations in the control memory having the corresponding control signals.



On execution of microinstruction at address 011,

```

graph TD
 A[Microinstruction register] --> B[Nearmicroinstruction memory]
 B --> C[Instruction Fetch]
 C --> D[Microinstruction generation]
 D --> E[Nearmicroinstruction memory]
 E --> F[Instruction Fetch]
 F --> G[Microinstruction generation]
 G --> H[Nearmicroinstruction memory]
 H --> I[Instruction Fetch]
 I --> J[Microinstruction generation]
 J --> K[Nearmicroinstruction memory]
 K --> L[Instruction Fetch]
 L --> M[Microinstruction generation]
 M --> N[Nearmicroinstruction memory]
 N --> O[Instruction Fetch]
 O --> P[Microinstruction generation]
 P --> Q[Nearmicroinstruction memory]
 Q --> R[Instruction Fetch]
 R --> S[Microinstruction generation]
 S --> T[Nearmicroinstruction memory]
 T --> U[Instruction Fetch]
 U --> V[Microinstruction generation]
 V --> W[Nearmicroinstruction memory]
 W --> X[Instruction Fetch]
 X --> Y[Microinstruction generation]
 Y --> Z[Nearmicroinstruction memory]
 Z --> AA[Instruction Fetch]
 AA --> BB[Microinstruction generation]
 BB --> CC[Nearmicroinstruction memory]
 CC --> DD[Instruction Fetch]
 DD --> EE[Microinstruction generation]
 EE --> FF[Nearmicroinstruction memory]
 FF --> GG[Instruction Fetch]
 GG --> HH[Microinstruction generation]
 HH --> II[Nearmicroinstruction memory]
 II --> JJ[Instruction Fetch]
 JJ --> KK[Microinstruction generation]
 KK --> LL[Nearmicroinstruction memory]
 LL --> MM[Instruction Fetch]
 MM --> NN[Microinstruction generation]
 NN --> OO[Nearmicroinstruction memory]
 OO --> PP[Instruction Fetch]
 PP --> QQ[Microinstruction generation]
 QQ --> RR[Nearmicroinstruction memory]
 RR --> SS[Instruction Fetch]
 SS --> TT[Microinstruction generation]
 TT --> UU[Nearmicroinstruction memory]
 UU --> VV[Instruction Fetch]
 VV --> WW[Microinstruction generation]
 WW --> XX[Nearmicroinstruction memory]
 XX --> YY[Instruction Fetch]
 YY --> ZZ[Microinstruction generation]
 ZZ --> AA

```

be selected else the address 110 will be selected. If the condition is true then the address 101 will be selected.

| Given below:                                                                           |                                                                                    |
|----------------------------------------------------------------------------------------|------------------------------------------------------------------------------------|
| Explanation of concepts of meadowgarden system                                         | ..... in the sequence                                                              |
| May 15, Dec 14 May 15 Dec 15 6 Meters                                                  | Line                                                                               |
| Cultivated area                                                                        | Balanced                                                                           |
| Address of soil                                                                        | Address of water                                                                   |
| The following block diagram of Fig. 3.6.1 explains the flow in a meadowgarden concept. | microclimate                                                                       |
| Flow in a meadowgarden concept                                                         | 000 C <sub>0</sub> , C <sub>1</sub> , C <sub>2</sub> , C <sub>3</sub> microclimate |
| How it is a meadowgarden concept                                                       | 001 C <sub>1</sub> , C <sub>2</sub> microclimate                                   |
| How it is a meadowgarden concept                                                       | 010 C <sub>0</sub> , C <sub>1</sub> , C <sub>2</sub> microclimate                  |
| How it is a meadowgarden concept                                                       | 011 C <sub>0</sub> , C <sub>1</sub> , C <sub>2</sub> , C <sub>3</sub> microclimate |

Computer Organization & Arch. (NU-SEM 4CS) 3-14  
3.6 Concepts of Nano Programming  
Control Unit Design  
For example, as shown below, if the machine  
instruction address causes the control unit to have  
a value of 000, The decoder generates the  
control signal to have a value of 0000.  
→ (MU - May 2014, Dec 2014, May 2015, Dec 2015)

| 3.7 | Examination Questions | Approach | Culture | Flexibility, new methods | Not flexible | Flexibility, difficult to modify for new institutions and easily be decided. | Syllabus Topic: Micro programme control and execution | Ability to handle | Basic |
|-----|-----------------------|----------|---------|--------------------------|--------------|------------------------------------------------------------------------------|-------------------------------------------------------|-------------------|-------|
|     |                       |          |         |                          |              |                                                                              | Units: Microinstruction sequencing and control        |                   |       |

The Control Memory Access Register (CMAR) can be loaded from memory or from a program logic array. In the latter's control, control memory is organized as a 32-bit word, each bit being the control signal which controls one of the next microinstructions to be executed.

The control field tells the control signals which bits are activated and the address field provides the address of the next microinstruction to be executed.

In the WLR's control, control memory is organized as a 32-bit word, each bit being the control signal which controls one of the next microinstructions to be executed.


The Control Memory Access Register (CMAR) can be well formed from memory or from a program logic array. In the WLR's control, control memory is organized as a 32-bit word, each bit being the control signal which controls one of the next microinstructions to be executed.


On the basis of timing address from instruction a register, decoder switches one of the eight output lines. This activated line, in turn, generates control signals and the address of the next microinstruction to be executed.

This address is once again fed to the CMAR resulting in activation of another control line and address field.

This cycle is repeated till the execution of instruction is achieved.

C<sub>1</sub>, and C<sub>2</sub>, will be generated. Address field contains the address of the next microinstruction.

|                                                                                                                                               |
|-----------------------------------------------------------------------------------------------------------------------------------------------|
| <p><b>Fig. 3.5.1:</b> Micro programmed control unit</p>  |
| <p><b>Syllabus Topic:</b> Wilkes's Microprogrammed Control Unit</p>                                                                           |
| <p><b>3.5.1. Wilkes's Microprogrammed Control Unit</b></p>                                                                                    |
| <p>Control signals      Control store<br/>within CPU      16 system buses</p>                                                                 |



Control Unit Detail  
Arch (MU-Sem -4CS) 3-13

**Syllabus Topic : Examples on microprograms**

- Q. What are applications of microprogramming?  
 (Ans. : Refer section 3.3)  
 (May 2014, May 2015, 3 Marks)
- Syllabus Topic : Hardwired Control Unit**  
 Design Methods : State table, delay element, sequence counter with examples like control unit for multiplication and division
- Q. Write short note on state table method of control unit design (Ans. : Refer section 3.4.(1)) (5 Marks)
- Q. Explain the sequence counter method of hardwired control unit (Ans. : Refer section 3.4(3)) (5 Marks)
- Q. Explain with block diagram the micro-programmed control unit (Ans. : Refer section 3.5) (5 Marks)
- Q. Describe hardwired control unit and specify its advantages. (Ans. : Refer section 3.4)  
 (May 2014, 7 Marks)
- Q. Explain with diagram functioning of Hardwired Control unit. (Ans. : Refer section 3.4) (May 2015, 8 Marks)

Q. Describe hardwired control unit and specify its advantages. (Ans. : Refer section 3.4)  
 (Dec. 2015, Dec. 2016, May 2017, 10 Marks)

Q. Explain with diagram functioning of Microprogrammed Control Unit.  
 (Ans. : Refer section 3.5) (May 2014, 8 Marks)

**Syllabus Topic : Wilkie's Microprogrammed Control Unit**

Q. Explain Wilkie's microprogrammed control unit  
 (Ans. : Refer section 3.5.1) (5 Marks)

Q. Explain Wilkie's Engine (Hardwired Control Unit) in detail.  
 (Ans. : Refer section 3.5.1) (Dec. 2014, 10 Marks)

Q. Explain concepts of nanoprogramming.  
 (Ans. : Refer section 3.6) (May 2014, 8 Marks)

Q. Nano-programming.  
 (Ans. : Refer section 3.6) (Dec. 2014, 5 Marks)

Q. Explain concepts of Nano programming.  
 (Ans. : Refer section 3.6)  
 (May 2015, Dec 2016, 8 Marks)

CHAPTER  
**4**

**Module IV**

**Memory Organization**

**Syllabus**

Classifications of primary and secondary memories. Types of RAM (SRAM, DRAM, SDRAM, DDR, SSD) and ROM, Segmentation and Paging, Address translation mechanism. Interleaved and Associative memory. Cache memory Concepts, Locality of reference, design problems based on mapping techniques. Cache Coherency, Write Policies.

**Syllabus Topic : Characteristics of Memory**  
**4.1 Introduction to Memory and Memory Parameters**

→ (MU - May 2014, May 2016, Dec. 2016)

- Q. What are characteristics of memory devices ?  
 (May 14, 8 Marks)
- Q. Describe the characteristics of Memory.  
 (May 16, Dec. 16, 10 Marks)

When a memory is taken then there are various characteristics of this memory that are considered. The characteristics of memory are based on the following :




Fig. 4.1.1 : Characteristics of memory system

- 1. Location : The memory can be located in one of the following :
- CPU : This includes CPU registers and on-chip cache memory.
  - Internal : This is the memory that the processor can directly access.
  - External : This is normally removable or virtual memory and hence access is slower.
- 2. Capacity : It is measured in terms of the word size and the number of words. Word size is the size of each location. Number of words is the number of locations.
- 3. Unit of transfer : This refers to the size of the data that is transferred in one clock cycle. It mainly depends on the data bus size. The data as discussed earlier may be internal or external and accordingly will be the data to be transferred in one clock pulse :
- Internal : It is related to the communication of data with the memory directly accessible. It is usually governed by data bus width.
  - External : This is the data communication with the external removable memory or virtual memory. It is usually a block which is much larger than a word.
- 4. Access method : There are various methods of accessing the memory based on the memory organization. These methods are listed below with examples :
- Sequential access : The sequential access method starts from the beginning and reads through order until the byte to be read is reached. Hence the access time depends on location, data and previous location.

- Syllabus Topic : Examples on microprograms**
- Q. What are applications of microprogramming?  
 (Ans. : Refer section 3.3.5)  
 (May 2014, May 2015, 3 Marks)
- Syllabus Topic : Hardwired Control Unit**
- Design Methods : State table, delay element, sequence counter with examples like control unit for multiplication and division
- Q. Write short note on state table method of control unit design (Ans. : Refer section 3.4.(1)) (5 Marks)
- Q. Explain the sequence counter method of hardwired control unit (Ans. : Refer section 3.4(3)) (5 Marks)
- Q. Explain with block diagram the micro-programmed control unit (Ans. : Refer section 3.5) (5 Marks)
- Q. Describe hardwired control unit and specify its advantages. (Ans. : Refer section 3.4)  
 (May 2014, 7 Marks)
- Q. Explain with diagram functioning of Hardwired Control unit. (Ans. : Refer section 3.4) (May 2015, 8 Marks)

#### Control Unit Design

- Q. Describe hardwired control unit and specify its advantages. (Ans. : Refer section 3.4)  
 (Dec. 2015, Dec. 2016, May 2017, 10 Marks)
- Q. Explain with diagram functioning of Microprogrammed Control Unit.  
 (Ans. : Refer section 3.5) (May 2014, 8 Marks)
- Syllabus Topic : Wilkie's Microprogrammed Control Unit**
- Q. Explain Wilkie's microprogrammed control unit  
 (Ans. : Refer section 3.5.1) (5 Marks)
- Q. Explain Wilkie's Engine (Hardwired Control Unit) in detail.  
 (Ans. : Refer section 3.5.1) (Dec. 2014, 10 Marks)
- Q. Explain concepts of nanoprogramming.  
 (Ans. : Refer section 3.6) (May 2014, 6 Marks)
- Q. Nano-programming.  
 (Ans. : Refer section 3.6) (Dec 2014, 5 Marks)
- Q. Explain concepts of Nano programming.  
 (Ans. : Refer section 3.6)  
 (May 2015, Dec 2016, 6 Marks)

## CHAPTER 4

### Module IV

## Memory Organization

#### Syllabus

Classifications of primary and secondary memories. Types of RAM (SRAM, DRAM, SDRAM, DDR, SSD) and ROM, Segmentation and Paging, Address translation mechanism, Interleaved and Associative memory, Cache memory Concepts, Locality of reference, design problems based on mapping techniques, Cache Coherency, Write Policies.

#### Syllabus Topic : Characteristics of Memory

##### 4.1 Introduction to Memory and Memory Parameters

→ (MU - May 2014, May 2016, Dec. 2016)

- Q. What are characteristics of memory devices?  
 (Ans. : Refer section 3.6)  
 (May 14, 8 Marks)
- Q. Describe the characteristics of Memory.  
 (Ans. : Refer section 3.6)  
 (May 16, Dec. 16, 10 Marks)

When a memory is taken then there are various characteristics of this memory that are considered. The characteristics of memory are based on the following :




Fig. 4.1.1 : Characteristics of memory system

- 1. **Location** : The memory can be located in one of the following :
- (a) **CPU** : This includes CPU registers and on-chip cache memory.
  - (b) **Internal** : This includes the memory that the processor can directly access.
  - (c) **External** : This is normally removable or virtual memory and hence access is slower.
- 2. **Capacity** : It is measured in terms of the word size and the number of words. Word size is the size of each location. Number of words is the number of locations.
- 3. **Unit of transfer** : This refers to the size of the data that is transferred in one clock cycle. It mainly depends on the data bus size. The data as discussed earlier may be internal or external and accordingly will be the data to be transferred in one clock pulse :
- (a) **Internal** : It is related to the communication of data with the memory directly accessible. It is usually governed by data bus width.
  - (b) **External** : This is the data communication with the external removable memory or virtual memory. It is usually a block which is much larger than a word.
- 4. **Access method** : There are various methods of accessing the memory based on the memory organization. These methods are listed below with examples :
- (a) **Sequential access** : The sequential access means start from the beginning and read through in order until the byte to be read is reached. Hence the access time depends on location of data and previous location accessed.

For Example, magnetic tape. If one wants to listen to the third stanza of the fourth song stored in an audio cassette, he has to go through the entire first song second and the third song, and then the first stanza, second stanza of the third song and then reaches to the third stanza of that song.

(b) Direct access : Here individual blocks have unique address and the access is done by jumping to vicinity plus sequential search. Hence access time depends on location and previous location. For Example magnetic or optical disk. Let take the same example that a person wants to listen to the third stanza of the fourth song on a CD, then he can directly reach to the fourth song, but thereafter he has to access the stanzas of the song sequentially to reach to the third stanza.

(c) Random access : In case of random access individual addresses identify locations exactly. Hence the access time is independent of location or previous access. For example RAM. In case of a RAM, any location to be accessed can be directly reached to without going through the locations sequentially.

(d) Associative access : Here the data is located by a comparison with contents of a portion of the stored data(address). Hence the access time is independent of location or previous access. For example cache. In case of cache memory, each location has a tag associated with it, and to reach to the required location the tags are to be compared with the location to be accessed. There are techniques used to reach to the required tagged location at a faster speed.

→ 5. Performance : The performance of the memory depends on its speed of operation or the data transfer rate. The data transfer rate is the rate at which the data is transferred. The speed of operation depends on two things :

(a) Access time : The time between providing the address and getting the valid data from memory is called as its access time i.e. the address to data time.

(b) Memory cycle time : The time that is required for the memory to "recover" before next access i.e. the time between two addresses is called as memory cycle time.

- 6. Physical type : The physical material using which the memory is made can be different like :
  - (a) Semiconductor : Memory can be made using semiconductor material i.e. ICs, for example RAM.
  - (b) Magnetic : Memory can also be made using magnetic read and write mechanism, for example Magnetic disk and Magnetic tape.
  - (c) Optical : Optical memories i.e. memories that use optical methods to read and write have become famous these days, for example CD and DVD.
  - (d) There are some other methods using which data was stored in early days like Bubble and Hologram.
- 7. Physical characteristics : The physical characteristic of memory is also an important aspect to be considered. This includes the volatility, power consumption, erasable / not erasable, etc.
- 8. Organisation : It is not that always the memory will be organized sequentially. There are some other types of memory organization like interleaved memory, etc. Interleaved memory is used in microprocessor 8086.

#### 4.1.1 Bytes and Bits

- The byte is a unit of digital information that mostly consists of eight bits.
- Infact, a byte was the number of bits used to encode a single character of text in a computer and for this reason it has become the basic addressable element in many computer architectures. The size of the byte has been hardware dependent and no definition exists.
- The fact is that standard of eight bits is also convenient power of two permitting the values from 0 to 255 for one byte. With ISO/IEC 80000-13, this common meaning was codified in a formal standard. Many types of applications use variables representable in eight bits or multiple of eight bits.

#### Memory Organization

#### 4.2 Memory Hierarchy : Classifications of Primary and Secondary Memories

→ (MU - May 2014)

- Q. Explain in details Memory Hierarchy with examples. May 14, 6 Marks  
Q. Explain memory hierarchy. (5 Marks)

Memory Hierarchy explains that the nearer the memory to the processor, faster is its access. But costlier the memory becomes as it goes closer to the processor. The following sequence is in faster to slower or costlier to cheaper memory :

1. Registers i.e. inside the CPU.
2. Internal memory that includes one or more levels of cache and the main memory. Internal memory is always RAM, SRAM for cache and DRAM for main memory. The differences between the SRAM and DRAM will be seen in a later section in this chapter. This is also called as the primary memory.

3. External memory or removable memory includes the hard disk, CDs, DVDs etc. This is the secondary memory.




Fig. 4.2.1 : Memory Hierarchy

Fig. 4.2.1 shows the memory hierarchy based on the closeness to the processor. The registers as discussed are the closest to the processor and hence are the fastest

#### Memory Organization

while off-line storage like magnetic tape are the farthest and also the slowest. The list of memories from closest to the processor to the farthest is given as below :

1. Registers
2. L1 Cache
3. L2 Cache
4. Main memory
5. Magnetic Disk
6. Optical
7. Tape


To have a large faster memory is very costly and hence the different memory at different levels gives the memory hierarchy. How does this memory hierarchy give faster operation and some other terms like cache etc. will be understood in the subsequent sections.

#### 4.3 Types of RAM and ROM

##### 4.3.1 SRAM and DRAM

Q. Compare SRAM and DRAM. (5 Marks)

- RAM (Random Access Memory) is called so because any memory location in this IC can be accessed randomly.
- There are two types of RAM, namely, SRAM (Static RAM) and DRAM (Dynamic RAM).
- SRAM is made up of flip flops while the DRAM is made up of capacitors.
- Since DRAM is made using capacitors, it requires less number of components to make a one bit cell, hence also requires less space on the silicon wafer. Thus it is also comparatively cheaper. But it is slower than SRAM, because capacitors require time for charging and discharging. Also the capacitors loose charge in some time and hence need to be recharged according to the data, this is called as refreshing the DRAM. Fig. 4.3.1(a) shows the structure of a DRAM cell.
- The address line selects the particular location, it enables the MOSFET that connects the capacitor to the data bus and hence if the data is to be read, simply the data line gets the data to be read; while if the data is to be written the data is to be given on the data line and will be written on the capacitor.



Memory Organization

Table 4.3.1

| Sr. No. | SRAM                                                                           | DRAM                                                                           |
|---------|--------------------------------------------------------------------------------|--------------------------------------------------------------------------------|
| 1.      | No refreshing required.                                                        | Continuous refreshing required (disadvantage).                                 |
| 2.      | It is faster for accessing data.                                               | It is slower in accessing data.                                                |
| 3.      | It takes more space on chip as more number of components are required per bit. | It takes less space on chip as less number of components are required per bit. |
| 4.      | Hence is also costly.                                                          | Hence is cheaper.                                                              |
| 5.      | Bit density is lesser.                                                         | Bit density is more.                                                           |
| 6.      | The bit is stored in a flip-flop.                                              | The bit is stored as a charged or discharged capacitor.                        |
| 7.      | SRAM is mainly used or selected for cache memory.                              | DRAM is mainly used or selected for semiconductor main memory.                 |

#### 4.3.2 Types of Memory


- On the other hand, the SRAM has each cell made of a flip-flop, thus requires more components as compared to the DRAM cell. Hence it occupies more space on the silicon wafer, and is costlier. Thus it is also costlier. But the advantage is that it doesn't require any refreshing and is also very fast compare to DRAM.
- Fig. 4.3.1 (b) shows the structure of the DRAM cell.
- The flip-flop is used to store the data. There is a AND gate at the output of the flip-flop, which will be enabled by the select line (that works as an address line) and the Read / Write operation (when data has to be read) when it is logic '1'. Thus when both i.e. the select line and the Read / Write lines are '1', the output of the flip-flop will be available on the data line.
- Similarly for the write operation, the select line must be enabled by making it logic '1' and the Read / Write line must be logic '0'. Thus the data from the input line will be stored in the flip-flop.
- Table 4.3.1 shows the differences between the SRAM and DRAM.

#### 4.3.2.1 Memory Map, Structure and its Requirements

- The read / write memories consist of an array of registers wherein each register has a unique address. Fig. 4.3.2 shows the block diagram of a memory device.
- N : number of registers
- M : word length.
- Example : If a memory is having 13 address lines and 8 data lines, then number of registers / memory locations =  $2^N = 2^{13} = 8192$  word length = M bit = 8 bit.
- The number of address lines of a microprocessor depends on the size of the memory.

Computer Organization &amp; Archi. (MU-Sem 4-CSE)

4-5



Memory Organization

| Number of address lines required | Size of memory in bytes |
|----------------------------------|-------------------------|
| 11                               | 2048 = 2 k              |
| 12                               | 4096 = 4 k              |
| 13                               | 8192 = 8 k              |
| 14                               | 16384 = 16 k            |
| 15                               | 32768 = 32 k            |
| 16                               | 65536 = 64 k            |

#### 4.3.3 Memory Chip Size and Numbers

Q. Interface 8 KB EPROM and 4 KB RAM to a processor with 16-bit address and 8-bit data bus. (5 Marks)

Table 4.3.2 : EPROM ICs available in the market

| IC number | Memory size Address data | Number of pins |
|-----------|--------------------------|----------------|
| 2716      | 2 k × 8                  | 24             |
| 2732      | 4 k × 8                  | 24             |
| 2764      | 8 k × 8                  | 28             |
| 27128     | 16 k × 8                 | 28             |
| 27256     | 32 k × 8                 | 28             |
| 27512     | 64 k × 8                 | 28             |




Fig. 4.3.3(a) : Pin configuration

**Ex. 4.3.2**  
Interface 8K of EPROM and 8 KB of RAM using 4KB devices.

**Soln. :**

Note : Let us assume the processor has 16 address lines.



Step 1 : Total EPROM required = 8 kB  
Chip size available = 4 kB (IC 2732)

### Memory Organization

No of chips required =  $\frac{8 \text{ kB}}{4 \text{ kB}} = 2$   
**Chip 1 :** Starting address = 0000H  
Chip size = 4 kB = 0FFFFH  
Ending address = 0FFFH  
**Chip 2 :** Starting address = Previous ending + 1  
= 0FFFH + 1 = 1000H  
Chip size = 0FFFH  
Ending address = 1FFFH  
**Step 2 : Total RAM required = 8 kB**  
Chip size available = 4 kB (IC 6232)  
No of chips required =  $\frac{8 \text{ kB}}{4 \text{ kB}} = 2$   
**Chip 1 :** Starting address = EPROM ending address + 1  
= 1FFFH + 1 = 2000H  
Chip size = 4 kB = 0FFFH  
Ending address = 2FFFH  
**Chip 2 :** Starting address = previous ending + 1  
= 2FFFH + 1 = 3000H  
Chip size = 4 kB = 0FFFH  
Ending address = 3FFFH

### Step 3 : Memory Map :

|                                          | A <sub>15</sub> | A <sub>14</sub> | A <sub>13</sub> | A <sub>12</sub> | A <sub>11</sub> | A <sub>10</sub> | A <sub>9</sub> | A <sub>8</sub> | A <sub>7</sub> | A <sub>6</sub> | A <sub>5</sub> | A <sub>4</sub> | A <sub>3</sub> | A <sub>2</sub> | A <sub>1</sub> | A <sub>0</sub> |
|------------------------------------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|
| EPROM chip 1<br>SA = 0000H<br>EA = 0FFFH | 0               | 0               | 0               | 0               | 0               | 0               | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              |
| $\bar{y}_0$                              | 0               | 0               | 0               | 0               | 1               | 1               | 1              | 1              | 1              | 1              | 1              | 1              | 1              | 1              | 1              | 1              |
| EPROM chip 2<br>SA = 1000H<br>EA = 1FFFH | 0               | 0               | 0               | 1               | 0               | 0               | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              |
| $\bar{y}_1$                              | 0               | 0               | 0               | 1               | 1               | 1               | 1              | 1              | 1              | 1              | 1              | 1              | 1              | 1              | 1              | 1              |
| RAM chip 1<br>SA = 2000H<br>EA = 2FFFH   | 0               | 0               | 1               | 0               | 0               | 0               | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              |
| $\bar{y}_2$                              | 0               | 0               | 1               | 0               | 1               | 1               | 1              | 1              | 1              | 1              | 1              | 1              | 1              | 1              | 1              | 1              |
| RAM chip 2<br>SA = 3000H<br>EA = 3FFFH   | 0               | 0               | 1               | 1               | 0               | 0               | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              | 0              |
| $\bar{y}_3$                              | 0               | 0               | 1               | 1               | 0               | 1               | 1              | 1              | 1              | 1              | 1              | 1              | 1              | 1              | 1              | 1              |

### Full decoding logic

EPROM chip size = 4kB and RAM chip size = 4 kB.  
 Smaller chip size (Both are same in this case) = 4 kB =  $2^{12}$   
 Neglect lower 12 address lines i.e. A<sub>0</sub> to A<sub>11</sub> and consider remaining address lines i.e. A<sub>12</sub> to A<sub>15</sub> for decoding. Hence 4:16 decoder is required. Hence circle the four bits as shown in the memory map. EPROM chip one has 0000b, thus it requires  $\bar{y}_0$ ; while EPROM chip two has 0001b, thus it requires  $\bar{y}_1$  and so on.




Fig. Ex. 4.3.2

### Step 4 : Final implementation.




Fig. Ex. 4.3.3(a)




Fig. Ex. 4.3.4

**Absolute (full) decoding logic**

EPROM chip size =  $512B$  while RAM chip size =  $128B$ . Thus smaller chip size =  $128B = 2^7$ . Therefore neglect lower 7 address lines i.e.  $A_0$  to  $A_6$ . Now since three address lines are remaining, we need a 3 : 8 decoder. The remaining lines i.e.  $A_7$  to  $A_9$  will be inputs to the decoder, as shown by circles in memory map.


**Step 4 : Final Implementation**

Fig. Ex. 4.3.4(a)

**4.4 ROM (Read Only Memory)**

- Q. Write a short notes on Types of ROM.  
(Dec 16, 5 Marks)

- ROM or the read only memory is quite cheaper compared to RAM and is mainly used for implementation of the secondary or the virtual memory. Thus the application of ROM is for virtual or secondary memories like hard disks, external storage like CD / DVD and floppy disks etc.
- We will see different types of ROM in the subsequent sub-section and thereafter some ROM memories used in computers like magnetic disk, CD, DVD etc.

**4.4.1 Types of ROM**

- Q. Explain various types of ROM : Magnetic as well as optical.  
(5 Marks)

- There are various types of ROM available based on whether or not it can be re-written; they are called as ROM, PROM, EPROM and EEPROM. These types of memories will be studied in this section.
- There are some more ROMs available these days like flash memory, OTP etc.
- The ROM is a memory wherein, the user cannot write anything. The data to be stored in the ROM is to be given to the ROM manufacturer, who writes this data on the ROM and provides the same.
- The PROM (Programmable Read Only Memory) or also sometimes referred to as OTP (One Time Programmable) memory, as it can be written onto only once. When manufactured, it is blank, once written on it, it cannot be re-written. There are diodes that are used to store data, and they are fused or kept as it is to store the data in them. The internal diagram of the PROM is shown in Fig. 4.4.1.
- The AND array is used as address lines and the OR array as data lines. The AND array (on the left in Fig. 4.4.1) comes as predefined connections as shown in the Fig. 4.4.1 in sequence of binary, in this case from "000" to "111", as there are three bit address.
- The OR array (on the right hand in Fig. 4.4.1) comes with programmable link, the ones to be retained can be retained while the remaining fused or opened.
- Hence whenever a memory address is given to the address lines (a, b and c in Fig. 4.4.1) the specified location will be selected and according to the fused links, the data will be available on the OR gates output lines.




Fig. 4.4.1 : PROM

The EPROM (Erasable Programmable Read Only Memory) although extinct today and is replaced by EEPROM or E'PROM, but it used to be the only erasable memory available earlier. In case of EPROM IC in the UV box, as the UV rays erase the previously written data on the EPROM.

The EEPROM as discussed earlier are these days replace with EEPROM (Electrically Erasable Programmable Read Only Memory). The EEPROMs are erased by giving an extra supply voltage.

**4.4.2 Magnetic Memory**

- Magnetic disks are very cheap and widely used as external storage and as hard disks. When used as hard disks, they are called as Winchester Disk.
- Initially magnetic tapes were used for storage. Magnetic tapes are used even today in some places because of its low cost and ease of data storage. When huge amount of data is to be stored, magnetic tape is used.
- Let us see the construction of these magnetic memories.
- The magnetic disk substrate is coated with magnetisable material.
- The aluminium substrate was used earlier but now glass is used because of the following :
  1. Improved surface uniformity
  2. Increase reliability
  3. Reduction in surface defects and read/write errors
  4. Better stiffness and shock/damage resistance.





Fig. 4.4.2 : Read-Write mechanism

- The reading and writing mechanism of the magnetic memory is shown in the Fig. 4.4.3. Writing and reading of data is done with the help of a conductive coil called as head. The head may be single for both read and write operations or separate ones.
- During read/write operation, head is stationary while the platter (disk) rotates.
- Write operation is done by passing current through coil that produces magnetic field and then the pulses are sent to head. Thus the magnetic pattern i.e. NS (North-South) or SN (South-North) is recorded on surface below.
- Read operation is done by magnetic field moving relative to coil that produces current. According to the magnetic pattern the data is read by the head.
- The organization of data on the platter is in a special manner with concentric circles called as tracks as shown in Fig. 4.4.4(a). Further the tracks are divided into sectors.
- The data is also stored in a special manner such that first the data is stored in the first track of first platter (upper and lower sides) and then in the first track of the second platter(upper and lower sides), then of the third (upper and lower sides) and so on. This is shown in the


Fig. 4.4.3(b). Thus when reading from one track of a platter, the head mechanism may not be moved and the other head will start reading from the same track of another platter.



(a) Data organization on a disk  
Fig. 4.4.3 contd...

Computer Organization & Archi. (MU-Sem 4-CSE) 4-14

#### Memory Organization



(b) Data organization on multiple platters  
Fig. 4.4.3

- A floppy disk is single platter, while a hard disk or winchester disk is multi platter as shown in the

Fig. 4.4.3(b). In this case one head for each side of the multiple platters are mounted to form a head stack assembly.

It is called as Winchester hard disk because it was developed by IBM in Winchester (USA). It is a sealed unit with the platters and the heads fly on boundary layer of air as disk spins. Also, there is very small head to disk gap making it more robust. Winchester hard disk is cheap and the fastest external storage.

- There is gap between the two sectors as well as between two tracks as shown in Fig. 4.4.3(a).
- The disk moves at constant angular velocity and hence the data is read at the same speed, may be the innermost track or the outermost track. Each data stored on the disk is stored in a special manner with some ID information as shown in the Fig. 4.4.4.




Fig. 4.4.4 : Data storage format in magnetic memory

#### 4.4.3 Optical Memory

- The memory devices like Compact Disc (CD) and Digital Versatile Disc or Digital Video Disc (DVD) use the optical method to read the data written on them.
- The following sub-sections discuss about the CD and the DVD data storage and reading.

Devices for Optical Memory





Fig. 4.4.5 : Devices for optical memory

##### → A. CD-ROM

- CD-ROM was originally built for audio and was of the capacity of 650Mbytes giving over 70 minutes audio.
- The construction of the CD was such that it used polycarbonate coating with highly reflective coat, usually aluminium.
- In the CD-ROM the data stored as pits and lands as shown in Fig. 4.4.6(a).
- These pits and lands are read by reflecting laser. The CD has a constant packing density hence constant linear velocity across a track is required as against the constant angular velocity in case of magnetic discs.

- The Fig. 4.4.6(a) shows that the CD is made up of three layers, namely the protective material like acrylic. The laser beam incident on the highly reflective substance like aluminium, returns back in some amount of time. Based on this time gap, the optical disk reader can realize that there was a land or a pit. In case it is a land it will take more time to return while less time in case if it is a pit as seen in the Fig. 4.4.6(a).



**Fig. 4.4.6(a) : Construction of CD**

- The data format on a CD-ROM is shown in the Fig. 4.4.6(b). Initially a data 00H is stored, followed by 10 bytes of FFH and again a 00H, called as the synchronous 12 bytes. The next is the 4 bytes ID (Identity) about the time required for this data to be played (in MINutes and SEConds), the sector in which the data is placed and the mode. There are three modes,
    - o Mode 0 indicates blank data field
    - o Mode 1 indicates 2048 byte data + error correction
    - o Mode 2 indicates 2336 byte data and no correction data
  - Thus the remaining two fields contain data and error correction code (ECC) as defined by the mode bits.





Fig. 4.4.6(b) : Data Format on CD

→ B. DVD

- The major difference between a CD and DVD is that a DVD has multiple layers and hence very high capacity. Another major difference in a DVD with respect to CD is that the DVD has more denser data storage mechanism which results in the data storage capacity of around 4.7G per layer of a DVD.
  - There are DVDs available with single layer as well as multiple layers.
  - The Fig. 4.4.7 shows the constructional differences of a CD and DVD.




卷之三

| Processes | Size  |
|-----------|-------|
| P1        | 212 K |
| P2        | 417 K |
| P3        | 112 K |
| P4        | 426 K |

| Allocation    |            |                       |
|---------------|------------|-----------------------|
| Partition No. | Process ID | Address               |
| 1             |            | 100K                  |
| 2             | P1         | 500K 100 K            |
| 3             | P3         | 200K 800 K            |
| 4             |            | 300K 800 K            |
| 5             | P2         | 600K 1100 K<br>1700 K |

**(a) CD-ROM - Capacity 682 MB**



(b) DVD-ROM, double-sided, dual-layer - Capacity 17 GB

Thus giving a mechanism to read the data written on both the faces of each of the side.

Syllabus Topic : Allocation Policies

## 4.5 Allocation Policies


- As seen in the Fig. 4.4.7(b), the double sided, two layers DVD, has a reflective and semi-reflective layer on both the sides. Hence in this case, the laser beam reflects from both the sides of the disc.

Also there have to be two types of beam with low and high intensity, the low intensity beam is reflected by the semi-reflective substance, while the high intensity beam is reflected by the non-reflective substance.

- Partitioning refers to logical division of the memory into subparts so that they can be accessed individually by tasks fragmentation generally happens when memory blocks have been allocated and are freed randomly.
- This results in splitting of partition memory into small non-contiguous fragments.
- There are 3 memory allocation policies :
  - (1) Best fit : In this case the smallest available fragment is searched and the required data is stored in that fragment. The smallest fragment searched for should be greater than or equal to the size of data to be stored.
  - (2) Worst fit : In this case the largest available block is used to store the data.
  - (3) Next fit : In this case immediate next empty block of a size equal to or greater than the size of data to be stored is searched sequentially and the required data is stored there.

**Ex. 4.5.1 :**


Given the memory partitions of size 100 K, 500 K, 200 K, 300 K and 600 K (in order). How would each of the first fit, best-fit, worst fit algorithms place the processes of 212 K, 417 K, 112 K and 426 K (in order)? Which algorithm makes the most efficient use of memory?

**Soln. :****I] First-fit :**

(See) Fig. Ex. 4.5.1

- Partition number 2 of size 500 K is assigned to P1 (size = 212 K). It is the first partition that can accommodate P1.

- Partition number 5 of size 600 K is assigned to P2 (size = 417 K). It is the first empty partition that can accommodate P2.
  - P3 is assigned to partition 3.
  - P4 cannot be executed.
- Memory utilization** =  $\frac{\text{Memory utilized}}{\text{Total memory}}$
- $$\begin{aligned} \text{Memory utilized by P1, P2 and P3} \\ = \frac{\text{Memory utilized by P1, P2 and P3}}{\text{Total memory}} \\ = \frac{212 \text{ K} + 417 \text{ K} + 112 \text{ K}}{1700 \text{ K}} = \frac{741}{1700} = 0.436 \end{aligned}$$


**II] Best-fit :**

(See) Fig. Ex. 4.5.1(a)

- Partition no. 4 of size 300 K is allocated to P1 (212 K). It is the smallest free partition that can accommodate P1.
- Partition no. 2 of size 500 K is allocated to P2 of size 417 K. It is the smallest free partition that can accommodate P2.
- Similarly, partition no.3 is allocated to P3 and the partition no.5 is allocated to P4.

**Memory utilization** =  $\frac{\text{Memory utilized by P1, P2, P3 and P4}}{\text{Total memory}}$

$$\begin{aligned} \text{Memory utilized by P1, P2, P3 and P4} \\ = \frac{212 \text{ K} + 417 \text{ K} + 112 \text{ K} + 426 \text{ K}}{1700 \text{ K}} \\ = \frac{1167 \text{ K}}{1700 \text{ K}} = 0.686 \end{aligned}$$

**Worst-Fit :**

(See) Fig. Ex. 4.5.1(b)

- The largest free partition no.5 of size 600 K is allocated to P1 (212 K).
- P2 (size 417 K) is assigned to partition no.2. Partition no. 2 is the largest free partition and it can accommodate P2.
- P3 (size 112 K) is assigned to partition no.4. Partition no. 4 is the largest free partition.
- P4 cannot be executed as there is no free partition that can accommodate P4.

**Memory utilization** =  $\frac{\text{Memory utilized by P1, P2, P3}}{\text{Total memory}}$

$$\begin{aligned} \text{Memory utilized by P1, P2, P3} \\ = \frac{212 \text{ K} + 417 \text{ K} + 112 \text{ K}}{1700 \text{ K}} = \frac{741}{1700} = 0.436 \end{aligned}$$

**Syllabus Topic : Cache Memory : Concept, Architecture (L1, L2, L3) and Cache Consistency****4.6 Cache Memory : Concept, Architecture (L1, L2, L3) and Cache Consistency**

→ (MU - May 2014, Dec. 2014, May 2015, May 2016)

- What are elements of cache design? Explain in details. **May 14, 8 Marks**
- L1, L2 and L3 Cache memory. **May 14, 7 Marks**
- Explain various high speed memories such as interleaved memories and cache. **May 14, 7 Marks**
- Describe what are the features of cache design? **May 15, May 16, 8 Marks**

Before going to the cache of Pentium processor, we will see some basics of the cache like its operation, advantage, principles of locality of reference, cache architectures, write policies etc.


**4.6.1 Cache Operation**

Fig. 4.6.1

- Memory Organization**
- Implementation of cache memory subsystem is an attempt to achieve almost all accesses with zero wait state while accessing memory, but with an acceptable system cost.
  - The cache controller maintains a directory to keep a track of the information and it has copied into the cache memory.
  - When the processor initiates a memory read bus cycle, the cache controller checks the directory to determine if it has a copy of the requested information in cache memory.
  - If the copy is present, the cache controller reads the information from the cache, sends it to the processor's data bus, and asserts the processor's ready signal. This is called READ HIT.
  - If the cache controller determines that it does not have a copy of the requested information in its cache, the information is now read from main memory (DRAM). This is known as READ MISS and causes wait states due to slow access time of DRAM.
  - The requested information is from the DRAM given to the processor. The information is also copied into the cache memory by the cache controller and it updates its directory to track the information stored in cache memory.
  - Assume the cache memory is empty, in the beginning (after reset). The following sequence takes place :
    - The processor performs a memory read cycle to fetch the first instruction from memory.
    - The cache controller uses the address issued by the processor to determine if a copy of the requested information is already in the cache memory. But a cache miss occurs as the cache memory is empty.
    - The cache controller initiates a memory read cycle to fetch the requested information from DRAM memory. This will consume some wait states.
    - The information from DRAM memory is sent to the processor. It is also copied into the cache memory and the cache controller updates its directory to reflect the presence of the new information. The information being sent is not just the required instruction, but a block (line) of data is sent to the cache. No

- (c) This is known as the principle of temporal locality.
- (2) Spatial locality
- Programs and the data accessed by the processor mostly reside in consecutive memory locations.
  - This means that processor is likely to need code or data that are close to locations already accessed.
- (c) This is known as the Principle of Spatial Locality.
3. The performance gains are realized by the use of cache memory subsystem because of most of the memory accesses that require zero wait states due to principles of locality.
6. The program has loop instruction to jump to the beginning of the loop start over again. The processor then requires the same program again.
7. When the processor requests for the first instruction in the loop, cache controller detects the presence of the instruction in the cache memory and hence provides it to the processor with zero wait states.

#### Syllabus Topic : Locality of Reference

##### 4.6.2 Principles of Locality of Reference

Q. What are the principles of locality of reference ? (5 Marks)

- Locality of reference is the term used to explain the characteristics of programs that run in relatively small loops in consecutive memory locations.
- The locality of reference principle comprises of two components :




Fig. 4.6.2 : Two components of locality of reference

##### → (1) Temporal locality

- Since the programs have loops, the same instructions are required frequently, i.e. the programs tend to use the most recently used information again and again.
- If for a long time a information in cache is not used, then it is less likely to be used again.

#### 4.6.4 Cache Architectures

Q. Write a short note on Look through and look aside cache architectures. (10 Marks)

Two basic architectures are found in today's systems:

- Look-through cache design
- Look-aside cache design




Fig. 4.6.3 : Two basic cache architectures

##### 1. Look-through cache designs




Fig. 4.6.4

- (a) The performance of systems incorporating Look Through Cache is typically higher than that of systems incorporating Look Aside Cache.

##### Disadvantages

- Data from main memory (DRAM) is not transferred to the processor using system bus hence system bus is free for other bus masters (like DMA) to access the main memory.
- This system isolates the processor's local bus from the system bus hence achieving bus concurrency.
- The major advantage is that two bus masters can operate simultaneously. One processor accesses look through cache while another bus master such as DMA can access the system bus is possible.
- To expansion devices, a look-through cache controller is like a system processor.
- During memory writes, look-through cache provides zero wait state operation (using posted writes) for write misses.

##### 2. Look-aside cache designs




Fig. 4.6.5

##### Advantages

- It reduces the system and memory bus utilization, leaving them available for use by other bus master.
- It allows bus concurrency, where both the processor and another bus master can perform bus cycles at the same time.

- In this case the processor is directly connected to the system bus or memory bus.
- When the processor initiates a bus access, cache controller as well as main memory detects the bus access address.

- (c) The cache controller sits aside and monitors each processor memory request to determine if the cache contains the copy of the requested information.
- (d) If it is a cache hit, the cache controller terminates the bus cycle by instructing memory subsystem to ignore the request. If it is a cache miss, the bus cycle completes in normal fashion from memory (and wait states are required).

#### Advantages

- (a) Cache miss cycles complete faster in Look Aside Cache as the bus cycle is already in progress to memory and hence no look up penalty is incurred.
- (b) Simplicity of designs because only one address is to be monitored by cache controller form processor and not from I/O devices.
- (c) Lower cost of implementation due to their simplicity.

#### Disadvantages

- (a) The processor requires system bus utilization for its every access, to access both cache subsystem and memory.
- (b) Concurrent operations are not possible as all masters reside on the same bus.

#### Syllabus Topic : Cache Coherency

#### 4.6.5 Cache Consistency (Also Known as Cache Coherency)

→ (MU - Dec. 2014, May 2015, Dec. 2016)

- Q. Explain in detail cache coherence.** Dec. 14, May 15, Dec. 16, 5 Marks
- Q. What is cache coherency ?** (5 Marks)

1. In order to work properly for the cache subsystems, the CPU and the other bus masters must be getting the most updated copy of the requested information.
2. There are several cases wherein the data stored in cache or in main memory may be altered whereas the duplicate copy remains unchanged.

#### Causes of cache consistency problems

1. When the copy of line in cache, no longer matches the contents of line stored in memory, there is loss of cache consistency. It can be either due to cache line being

#### Memory Organization

updated while the memory line is not, or the memory line being updated while the cache line is not. In each of these instances the stale data must be updated. It can be a result of cache write hit and hence the caches write policy has to handle this problem for the first case.

For the second case the coherency problem is due to some other bus master changing the data in memory. This change is to be updated in cache line by the cache controller, hence the cache controller has to monitor the system bus.

#### Syllabus Topic : Write Policies

##### 4.6.6 Write Policy

- Q. Explain different write policies.** (10 Marks)
1. When the write hit occurs, the cache memory is updated and it contains the latest data while memory contains stale data.
  2. Such a cache line is called as dirty or 'modified' because it has no longer mirrors of its corresponding line in memory.
  3. In order to correct this cache consistency problem, the corresponding memory line must be updated to reflect the change made in the cache; else another bus master may get stale data if it reads from these lines.
  4. Three write policies are used to prevent this type of consistency problem: Write-through, Buffered or posted write-through and Write-back.




Fig. 4.6.6 : Write policy

→ A. Write-Through Cache Designs

1. In this write policy, the data is passed to the memory immediately, so that the memory has the updated data.
2. Even on write hit operation, the cache controller updates the line in the cache and the corresponding line in memory, and hence ensuring that consistency is maintained between cache and memory.

Fig. 4.6.6 : Write policy

→ A. Write-Through Cache Designs

#### Computer Organization & Archi. (MU-Sem 4-CSE) 4-23

3. Very simple and effective implementation.
4. But poor performance due to slow main memory writes operation.

Also it doesn't allow bus concurrency.

→ B. Buffered or Posted Write-Through Designs

1. It has an advantage of providing zero wait state write operation for cache hits as well as cache misses.
2. When a write occurs, buffered write through cache tricks the processor into thinking that the information was written to memory in zero wait states. In fact, the write to main memory has not been performed yet.
3. The look-through cache controller stores the entire write operation in a buffer, and writes to the main memory later. Hence the processor need not perform slow write operation with wait states and hence doesn't impact processor's performance. This is assuming that the posted write buffer is only one transaction deep.
4. But, if there are two back-to-back memory write bus cycles, the cache controller will insert wait states into second bus cycle until the first write to memory has actually been completed. The bus controller will then post the second bus cycle and assert the processor's ready line. But since processor typically writes only one write operation, the memory writes are completed in zero wait states.

5. With this policy, another bus master is not permitted to use the bus until the write-through is completed, thereby ensuring that the bus master will receive the latest information from memory.

o The write-through operations use either system or memory bus. Hence when write-through to memory is in progress, bus masters are prevented from accessing memory.

o But actual cache consistency problem occurs only when the bus master reads from a location in memory that is stale. The frequency of this type of occurrence is very less. In fact, the memory line is likely to be updated many times by the processor before another bus master reads from that particular line.

o As a result the write-through and buffered write-through designs, update memory each time a memory write is performed, although the need for such action may not be required immediately.

→ C. Write-Back Cache Designs

1. Write-back designs improve the overall system performance by updating a line in main memory only when necessary, thereby keeping the system bus free

#### Memory Organization

for use by other processors and bus masters and hence ensuring bus concurrency.

2. The memory is updated only when:

- (a) Another bus master initiates a read operation from a memory line that contains stale data.
- (b) Another bus master initiates a write operation from a memory line that contains stale data.
- (c) The cache line that contains modified information is about to be overwritten in order to store a line newly acquired from memory i.e. during line replacement.
- 3. Cache controller marks the cache lines as 'modified' in the cache directory when the processor updates them. Hence when read by another master or written into the memory, the cache subsystem checks whether it is marked as 'modified' in cache.
- 4. They design of such cache controller is COMPLICATED to implement because they must MAKE DECISIONS on when to write 'modified' lines back to memory to ensure consistency.

#### 4.6.7 Bus Master/Cache Interaction for Cache Coherency

1. When another device in system uses the buses, it must become bus master.
2. In case of look-through cache design, the cache controller is requested for bus; while in case of look-side cache design, the processor is requested for same. In both cases HOLD and HLDA logic is used.

3. In some cases, the request is to be given to bus arbiter like 8289.

Since bus masters can write to and read from memory, cache consistency problems may happen under three circumstances:




Fig. 4.6.7 : Conditions for consistence occurrence of problem

## → A. Writes to memory (with write-through cache)

- When the bus master writes to memory, they update locations that may also be cached by the cache controller.
- In these cases, memory is updated and the line in the cache becomes stale. Hence cache controller must monitor the memory writes to avoid coherency problems. When the write is detected, the cache line is invalidated because it will contain stale data after the write to memory completes. Hence the cache controller has to monitor the system bus to find out what the other bus master is doing on the system bus. So if another master is updating a line of the main memory, the cache has to invalidate this line. This monitoring of the system bus is called as snooping.

## → B. Reads from memory (with write-back cache)

- When the bus master reads from memory in a system that has a write-back cache, it may read from a line containing stale data i.e. the location has been updated in cache but not in memory.
- To detect this coherency problem, write-back caches must also snoop reads from memory.

## → C. Write to main memory (with write-back cache)

- This problem occurs when another bus master is performing a memory write to a line containing stale data. The bus master updates one or more locations in memory that are also contained within the cache.
- Even if the cache line is not capable of data snarfing, it could invalidate that cache line, causing a mistake.
- Since the line has been marked 'modified', it indicates that some or all of the information in the line is more current than the corresponding data in the memory.

**Memory Organization**

- The memory write being performed by another bus master will update some item within the memory line. By invalidating the line in cache it would quite probably discard some data that is more current than that within the memory line.
- If the cache permits the bus master to complete the write, and then flushes the cache line to memory, the data just written by the bus master may be over-written by stale data in the cache line. The correct action would be to back-off the bus master, before it is able to complete the write to memory.
- The cache controller then seizes the bus and performs a memory write to update this stale line in the main memory. In the cache directory, the cache line is now invalidated because the bus master will update the memory cache line immediately after the line is flushed. The cache then removes back-off signal, permitting the bus master to reinitiate the memory write operation. When the bus master completes the write to memory, the memory line will contain the most updated data.

**4.6.8 Bus Snooping/Snarfing**

**Q. List and explain different replacement policies. (5 Marks)**

There are two possibilities that may create the need to snoop the bus:




Fig. 4.6.8 : Possibilities that create snoop bus

## → (1) Memory writes by another bus master

- (a) Assume that the cache controller has given the control of the system bus to the DMA controller so that it may transfer a block of data from a disk controller into memory.

- (b) It is possible that the DMA controller will alter the contents of memory lines that have already been copied into the cache.

- (c) Cache controllers handle this situation differently depending on how they are designed.

- (i) **Invalidate the line** in cache that would otherwise contain stale data. The next time that this particular line is requested by the processor, it will result in cache miss, forcing cache subsystem to read from memory.

- (ii) **Snarf the data** : The cache controller snoops the bus during another bus master's write operation and if a snoop hit is detected, it will capture (snarf) the data from the system bus while it's being written to memory by the bus master. In this way, both the memory and cache lines will have the updated data.

## → (2) Memory read by another bus master

- (a) Only if the cache subsystems use write-back policy, they must snoop the system bus during memory reads initiated by other bus master.

- (b) The cache controller snoops memory reads by another bus master to determine if the line being read from has been updated in cache, but

**Memory Organization**

memory has a stale data (i.e. the cached location is marked as 'modified').

- (c) If yes, this would result in snoop read hit to a 'modified' line. Hence the cache controller must force the bus master attempting the memory read to suspend the bus cycle until it has updated memory.

- (d) Once the memory line has been updated by the cache controller, the bus master is allowed to complete its memory read operation.

- (e) Alternatively the cache controller may find a snoop hit and instruct the system memory not to supply the data and instead it will supply the data from the cache. 4.7.9 Replacement Algorithms

Replacement algorithm is required to replace a line from the cache memory with the new line as discussed earlier.

There are various replacement policies available. The widely used ones are LRU, FIFO, LFU and random as discussed below :


**Types of Replacement Policies**

Fig. 4.6.9 : Types of replacement policies

1. **Least Recently used (LRU)** : In this case the line which is least recently used is replaced with the new line. Thus the line which has not been used for longest time is replaced with the new line.

2. **First in first out (FIFO)** : In this case the line which was brought into the cache first is replaced first. Thus the line which has stayed the longest in the cache is replaced.

3. **Least frequently used** : In this case the line which is used for the least number of times is replaced first.


4. **Random** : In this case randomly any line is replaced.

## Memory Organization

**Ex. 4.6.1**  
Assume that memory consists of three frames and during execution of a program, following pages are referenced in the sequence :  
2 3 2 1 5 2 4 5 3 2 5

Show that behaviour of the page replacement using FIFO strategy.

Soln. :



(co 5.4p) Fig. Ex. 4.6.1 : Behaviour of page replacement using FIFO

**Ex. 4.6.2**

Find out page fault for following string using LRU and FIFO method. 6 0 12 0 30 4 2 30 32 1 20 15

(Consider page frame size = 3)

Soln. :

Page address stream

| FIFO | 6  | 6  | 12 | 0  | 30 | 4  | 2  | 30 | 32 | 1  | 20 | 15 |
|------|----|----|----|----|----|----|----|----|----|----|----|----|
| LRU  | 6  | 6  | 6  | 6  | 30 | 30 | 30 | 30 | 30 | 32 | 32 | 32 |
|      | 0  | 0  | 0  | 0  | 0  | 4  | 2  | 2  | 2  | 1  | 1  | 1  |
|      | 12 | 12 | 12 | 12 | 12 | 12 | 2  | 2  | 2  | 20 | 20 | 20 |
|      | F  | F  | F  | F  | F  | F  | F  | F  | F  | F  | F  | F  |

Page faults are indicated by 'F'.

**Ex. 4.6.3**

Consider a paging system in which M1 has a capacity of three frames. The page address stream formed by executing a program is :  
2 3 2 1 5 2 4 5 3 2 5 2

Find the page hit using FIFO, LRU and OPT.

Soln. :


| Time          | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 |
|---------------|---|---|---|---|---|---|---|---|---|----|----|----|
| Address space | 2 | 3 | 2 | 1 | 5 | 2 | 4 | 5 | 3 | 2  | 5  | 2  |
| FIFO          | 2 | 2 | 2 | 2 | 5 | 5 | 5 | 5 | 3 | 3  | 3  | 2  |

Hit

Hit

Hit

## Memory Organization



Find out page fault for following string using LRU method.  
Consider page frame size = 3.  
0 1 2 0 3 0 4 2 3 0 3 2 1 2 0 1 7 0 1

Soln. :

| Pages accessed | Frames  |
|----------------|---------|
| 7              | 7 - -   |
| 0              | 7 0 -   |
| 1              | 7 0 1   |
| 2              | 2 0 1 F |
| 0              | 2 0 1   |
| 3              | 2 0 3 F |
| 0              | 2 0 3   |
| 4              | 4 0 3 F |
| 2              | 4 0 2 F |
| 3              | 4 3 2 F |
| 0              | 0 3 2 F |
| 3              | 0 3 2   |
| 2              | 0 3 2   |
| 1              | 1 3 2 F |
| 2              | 1 3 2   |
| 0              | 1 0 2 F |
| 1              | 1 0 2   |
| 7              | 1 0 7 F |
| 0              | 1 0 7   |
| 1              | 1 0 7   |

Calculate the hit and miss using various page replacement policies LRU, OPT, FIFO for following sequence (page frame size 3) 4, 7, 3, 0, 1, 7, 3, 8, 5, 4, 5, 3, 4, 7. State which one is best for above example ?

Soln. :

LRU

|   |   |   |   |   |   |   |   |   |   |   |   |   |   |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 4 | 7 | 3 | 0 | 1 | 7 | 3 | 8 | 5 | 4 | 5 | 3 | 4 | 7 |
| 4 | 4 | 4 | 0 | 0 | 0 | 3 | 3 | 3 | 4 | 4 | 4 | 4 | 4 |
| 7 | 7 | 7 | 1 | 1 | 1 | 8 | 8 | 8 | 8 | 3 | 3 | 3 | 3 |
| 3 | 3 | 3 | 7 | 7 | 7 | 5 | 5 | 5 | 5 | 5 | 5 | 7 | H |
| M | M | M | M | M | M | M | M | M | M | M | M | H | H |

$$\% \text{ Hit} = \frac{2}{14} \times 100 = 14.3\%$$

$$\% \text{ Miss} = \frac{12}{14} \times 100 = 85.7\%$$

(ii) FIFO

|   |   |   |   |   |   |   |   |   |   |   |   |   |   |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 4 | 4 | 4 | 0 | 0 | 0 | 3 | 3 | 3 | 4 | 4 | 4 | 4 | 4 |
| 7 | 7 | 7 | 1 | 1 | 1 | 8 | 8 | 8 | 8 | 3 | 3 | 3 | 3 |
| 3 | 3 | 3 | 7 | 7 | 7 | 5 | 5 | 5 | 5 | 5 | 5 | 5 | 7 |
| H | H | H | H | H | H | H | H | H | H | H | H | H | H |

$$\% \text{ Hit} = \frac{2}{14} \times 100 = 14.3\%$$

$$\% \text{ Miss} = \frac{12}{4} \times 100 = 85.7\%$$

(iii) OPT

|   |   |   |   |   |   |   |   |   |   |   |   |   |   |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| 4 | 4 | 4 | 0 | 1 | 1 | 1 | 1 | 5 | 5 | 5 | 5 | 5 | 5 |
| 7 | 7 | 7 | 7 | 7 | 7 | 8 | 8 | 4 | 4 | 4 | 4 | 4 | 4 |
| 1 | 3 | 3 | 3 | 3 | 3 | 3 | 3 | 3 | 3 | 3 | 3 | 3 | 7 |
| H | H | H | H | H | H | H | H | H | H | H | H | H | H |

$$\% \text{ Hit} = \frac{5}{14} \times 100 = 35.7\%$$

$$\% \text{ Miss} = \frac{9}{14} \times 100 = 64.3\%$$

**Syllabus Topic : Memory Hierarchy : Cost and Performance Measurement****4.6.9 Cost and Performance Measurement of Two Level Memory Hierarchy**

→ (MU - Dec. 2014)

- Q:** Explain LRU page replacement policy with suitable example. **(Dec. 14, 10 Marks)**  
**Q:** List and explain the different performance characteristics of two level memory. **(5 Marks)**

- Any two level memory has to be analysed with its performance characteristics as per the following set of characteristics.
- The different group of two level memories can be cache memory and main memory, main memory and virtual memory, internal and external cache memory etc.
- Let us see the various parameters to be considered during the performance analysis.




Fig. 4.6.10 : Parameters considered for performance analysis

$$\rightarrow 1. \text{ Average cost (C)} = \frac{C_1 S_1 + C_2 S_2}{S_1 + S_2}$$

where,  $C_1$  and  $C_2$  are the costs per bit of memory 1 (faster memory) and memory 2 (slower memory) respectively.

$S_1$  and  $S_2$  are the sizes of memory 1 and memory 2 respectively.

$$\rightarrow 2. \text{ Hit Ratio (H)} = \frac{N_1}{N_1 + N_2}$$

where  $N_1$  is number of hits and  $N_2$  is number of misses.

$$\rightarrow 3. \text{ Average access time (t}_A\text{)} = H t_{A1} + (1 - H) t_{A2}$$

where  $t_{A1}$  and  $t_{A2}$  are the time taken to access memory 1 (faster memory) and memory 2 (slower memory) respectively.

**Memory Organization**

$$\begin{aligned} t_A &= H t_{A1} + (1 - H) t_{A2} \\ &= H t_{A1} + (1 - H)(t_{A1} + t_B) \\ \text{where } t_{A2} &= t_{A1} + t_B = t_{A1} + (1 - H) t_B \\ \rightarrow 4. \text{ Efficiency (η)} &= \frac{t_{A1}}{t_A} \\ &= \frac{t_{A1}}{H t_{A1} + (1 - H) t_B} = \frac{1}{H + (1 - H) r} \\ \text{where } r &= \frac{t_B}{t_{A1}} = \text{Speed Ratio} \end{aligned}$$

**Syllabus Topic : Mapping Techniques****4.7 Cache Mapping Techniques**

- Mapping Function and replacement algorithm together decides where a line from the main memory can reside in the cache.
- The different mapping functions are Direct mapping, Fully Associative mapping and Set associative mapping.

**4.7.1 Direct Mapping Technique****Q:** Write a short note on Direct mapping technique. **(5 Marks)**

- In this case each block of main memory can map to only one cache line.
- A given block maps to any line  $(i \bmod j)$ , where  $i$  is the line number of the main memory to be mapped and  $j$  is the total number of lines in the cache memory.
- The address is divided into three parts i.e. the word selector, line selector and the tag.
- Least Significant  $w$  bits identify unique word of a particular line
- Most Significant  $s$  bits specify one memory block to which the cache line corresponds.
- The MSBs are split into a cache line field  $r$  and a tag of  $s-r$  (most significant)
- Example: Let Cache be of 64kByte that is divided into blocks of 4 bytes hence cache is 16k ( $2^{14}$ ) lines of 4 bytes. And let the main memory size be 16MBytes that requires 24 bit address lines ( $2^{24}=16M$ ).

Tag (s-r) (8 bits) | Line (r) (14 bits) | Word (w) (2 bits)  
- Hence the 24 bit address is divided as 2 bit word identifier (4 byte block), 22 bit block identifier i.e. 8 bit tag 14 bit slot or line( $16K \text{ lines} = 2^{14}$ )


**Memory Organization**

Fig. 4.7.1

- In this case to search a line from the cache memory, the line field selects the particular line, whose tag is to be compared with the tag of the address specified by the processor.

- The advantages of Direct Mapping are:

1. Simple implementation
2. Inexpensive

- The disadvantages of Direct mapping are:

1. Fixed location for given block hence if a program accesses 2 blocks that map to the same line repeatedly, cache misses are very high.

**4.7.2 Fully Associative Mapping****Q:** Explain fully associative mapping technique. **(5 Marks)**

- In this case a main memory block can load into any line of cache.
- There are only two fields in the address as tag and word
- The tag uniquely identifies block of memory from where the line has been copied into the cache memory.
- To search a particular data the tag of every line is to be examined for a match. Thus cache searching gets expensive in terms of time required.
- Example: Let Cache be of 64k Byte that is divided into blocks of 4 bytes hence cache is 16k ( $2^{14}$ ) lines of 4 bytes. And let the main memory size be 16M Bytes that requires 24 bit address lines ( $2^{24}=16M$ ).

- The associative Mapping Address Structure for this example considered: 22 bit tag stored with each 4-word block of data.
- Compare tag field with tag entry in cache to check for hit. Least significant 2 bits of address identify which word is required from 4-word data block
- The organization of Fully Associative Cache mapping is shown in the Fig. 4.7.2.




Fig. 4.7.2




Fig. 4.7.3

- Example:** Let Cache be of 64kByte that is divided into blocks of 4 bytes hence cache is 16K ( $2^{14}$ ) lines of 4 bytes. And let the main memory size be 16MB that requires 24 bit address lines ( $2^{24}$ =16M).
- For this example for set associative mapping address structure: 2 bits for one of the 4 words, 8K lines in each of the 2 sets hence 13 bits to select a set ( $2^{13}$ =8K) and remaining ( $24 - 13 - 2 = 9$ ) bits for tag.
- Not much expensive again because of simple implementation.

Ex 4.7.1 May 2016, 10 Marks

A block set associative cache consists of 64 blocks divided in 4 block sets. The main memory contains 4096 blocks, each 128 words of 16 bit length

- How many bits are there in main memory address?
- How many bits are there in cache memory address (tag, set and word fields)?

Soln. :

$$(1) \text{ Main memory size} = 4096 \text{ blocks} \times 128 \text{ word} = 2^{12} \times 2^7 = 2^{19}$$

Thus main memory address lines required is equal to 19.

$$(2) \text{ Cache memory has } 64 \text{ blocks divided in 4 block sets, thus each set has 16 blocks. Hence } 16 = 2^4; 4 \text{ address lines for set}$$

Each block has 128 words; hence  $128 = 2^7$ ; 7 address lines for word field

Remaining lines i.e.  $19 - 4 - 7 = 8$  address lines for tag

$$\boxed{\text{Tag (7 bits)} \quad \text{Set (4 bits)} \quad \text{Word (7 bits)}}$$

#### 4.7.3 Set Associative Mapping

Q. Explain with example two way set associative mapping technique. (5 Marks)

- In this case cache is divided into a number of sets. Each set contains a number of lines.
- A given block maps to any line in a given set ( $i \bmod j$ ), where  $i$  is the line number of the main memory to be mapped and  $j$  is the total number of sets in the cache memory.
- For example, if there are 2 lines per set, it is called as 2 way associative mapping i.e. a given block can be in one of 2 lines in only one set.

**Syllabus Topic : Interleaved and Associative Memory****4.8 Interleaved and Associative Memory**

→ (MU - May 2015, Dec. 2015, May 2016)

- Q. What is Associative memory? [May 15, 4 Marks]
- Q. Explain set associative and associative cache mapping techniques. [Dec. 15, 10 Marks]
- Q. Explain the Interleaved memory. [May 16, 10 Marks]
- Q. Write short notes on Interleaved memory and associative memory. [5 Marks]


**4.8.1 Associative Memory**

- In associative memory any stored item can be accessed by using the contents of the item. The subfield chosen to address the memory is called the key. Items stored in an associative memory can be viewed as having the two field format:

KEY, DATA

Where KEY is the stored address and DATA is the information to be accessed.


- Associative searching is based on simultaneous matching of the key to be searched with the stored key associated with each line of data. A word is retrieved based on a portion of its contents rather than its address.




(co 5.42) Fig. 4.8.1 : A key to be searched is matched simultaneously

**4.8.2 Interleaved Memory**

- Interleaved memory implements the concept of accessing more words in single memory access cycle. Memory can be partitioned into N separate memory modules. Thus N accesses can be carried out to the memory simultaneously.
- Once presented with a memory address, each memory module returns one word per cycle. It is possible to present different addresses to different memory modules so that parallel access to multiple words can be done simultaneously or in a pipelined fashion.
- The maximum processor bandwidth in interleaved memory can be equal to the number of modules i.e. N words per cycle.
- To achieve the address interleaving consecutive addresses are distributed among the N interleaved modules. For example, if we have consecutive addresses and 4 interleaved memory modules then 0<sup>a</sup>, 4<sup>a</sup>, 8<sup>a</sup>, ... addresses will be assigned to the first memory module and so on.
- 0, 4, 8, 12, 16 ... Addresses to memory module 0  
1, 5, 9, 13, 17 ... Addresses to memory module 1  
2, 6, 10, 14, 18 ... Addresses to memory module 2  
3, 7, 11, 15, 19 ... Addresses to memory module 3
- Consider a main memory formed with  $m = 2^a$  memory modules, each containing  $w = 2^b$  words of memory cells. The total memory capacity is  $m \cdot w = 2^{a+b}$  words. Fig. 4.8.2(a) shows memory format for memory interleaving.
- Interleaving spreads contiguous memory locations across m modules horizontally. This implies that the low-order a bits of the memory address are used to identify the memory module.
- The high-order b bits are used to address a word inside a module. Same word address is applied to all memory modules simultaneously. A module address decoder is used to distribute module addresses.
- Access of the m modules can be overlapped in a pipelined fashion. For this purpose, the memory cycle is subdivided into m sub cycles. An eight-way interleaved memory is shown in Fig. 4.8.2(b).



(a) Low-order m-way Interleaving (the C-access memory scheme)



(b) Eight-way low-order Interleaving (absolute address shown in each memory word)

**Syllabus Topic : Virtual Memory : Concept, Segmentation and Paging****4.9 Virtual Memory**

→ (MU - May 2014, Dec. 2014, May 2015, Dec. 2015, May 2017)

- Q. What is virtual memory? [May 14, Dec 15, 4 Marks]
- Q. Explain virtual memory with reference to memory hierarchy, segments and pages. [Dec. 14, May 15, 10 Marks]

- Q. What is TLB? Explain working of TLB. [Dec. 15, 10 Marks]

- Q. What is Segmentation? [May 17, May 17, 5 Marks]

- Virtual memory is a concept wherein the applications are made to feel that a huge main memory (fast semiconductor memory) is interfaced to the processor, whereas actually a small amount of main memory and a huge external memory (typically slow ROM like magnetic disk) is interfaced.




Fig. 4.9.1 : Connection of external or virtual memory to the processor

- The data required by the application is brought from the external slow memory to main memory in blocks (also called as pages) by the mechanism called as Paging.
- Hence now we can say that the entire memory system interfaced to the system looks something as shown in Fig. 4.9.1. The CPU or the processor is connected to the fast memory i.e. cache memory or SRAM which is then connected to the main memory or DRAM and then to the virtual memory or the external memory.
- The memory management unit (MMU) connected to the processor converts the virtual address to the physical address and take care of bringing the pages (block of data) to the main memory from the external memory.

#### 4.9.1 Paging Mechanism or the Memory Management Unit

- Q. Explain the paging mechanism. (5 Marks)**  
**Q. What is the use of Translational look aside buffer ? (5 Marks)**

- The memory management unit or the paging unit is responsible to convert the virtual or the linear address to physical address.
- Fig. 4.9.2 shows how the address translation takes place.
- The address given by the processor i.e. the linear or virtual address, is broken into the page number and the word number in that page.




Fig. 4.9.2 : Paging mechanism

- The page number is checked for its presence in the main memory by comparing the entry for each page in the page table. If the page is present the word required is read from the page in the main memory.
- If the page required by the processor is not in the main memory, the page fault (similar to cache miss) occurs and the required page is loaded into the main memory by a special routine called as page fault routine. This technique is called as Demand Paging i.e. the page is brought from the external memory to the main memory only when required.
- A Translational Look aside Buffer (TLB) is implemented in the memory management system, which reduces the memory access time, by translating the linear to physical address without undergoing the paging mechanism.
- The structure of memory management with TLB is as shown in Fig. 4.9.3.




Fig. 4.9.3 : Translation Look aside Buffer

- As shown in the Fig. 4.9.3, TLB is placed parallel with the paging mechanism and hence if the TLB gives a hit, the paging mechanism doesn't perform the address translation, else the paging mechanism performs the address translation.

#### 4.9.2 Segmentation

Segmentation refers to logical division of the main memory so as to give modular storage mechanism and multitasking.




Fig. 4.9.4




Fig. 4.9.5

#### 4.10 Exam Pack (University and Review Questions)

**Syllabus Topic : Characteristics of memory**

- What are characteristics of memory devices?  
 (Ans. : Refer section 4.1) (May 2014, 8 Marks)
- Describe the characteristics of Memory.  
 (Ans. : Refer section 4.1) (May 2016, Dec. 2016, 10 Marks)

**Syllabus Topic : Classifications of Primary and Secondary Memories**

- Explain in details Memory Hierarchy with examples.  
 (Ans. : Refer section 4.2) (May 2014, 6 Marks)
- Explain memory hierarchy.  
 (Ans. : Refer section 4.2) (May 2015, 7 Marks)

**Syllabus Topic : Types of RAM (SRAM, DRAM, SDRAM, DDR, SSD)**

- Compare SRAM and DRAM.  
 (Ans. : Refer section 4.3.1) (5 Marks)

- Q. Interface 8 KB EPROM and 4 KB RAM to a processor with 16-bit address and 8-bit data bus.**  
 (Ans. : Refer Example 4.3.3) (5 Marks)

**Syllabus Topic : Types of ROM**

- Q. Write a short notes on Types of ROM.**  
 (Ans. : Refer section 4.4.1) (Dec. 2016, 5 Marks)

**Q. Explain various types of ROM : Magnetic as well as optical.**  
 (Ans. : Refer section 4.4.1) (5 Marks)

**Syllabus Topic : Allocation Policies**

- Q. Explain the different allocation policies.**  
 (Ans. : Refer section 4.5) (May 2014, 8 Marks)

**Syllabus Topic : Cache Memory : Concept, Architecture (L1, L2, L3) and Cache Consistency**

- Q. What are elements of cache design? Explain in details.**  
 (Ans. : Refer section 4.6) (May 2014, 8 Marks)

**Q. L1, L2 and L3 Cache memory.**  
 (Ans. : Refer section 4.6) (May 2014, 7 Marks)

- Q. Explain various high speed memories such as interleaved memories and caches.**  
 (Ans. : Refer section 4.6) (Dec. 2014, 10 Marks)

**Q. Describe what are the features of cache design ?**  
 (Ans. : Refer section 4.6) (May 2015, 8 Marks)

- Q. What are the features of cache memory design?**  
 (Ans. : Refer section 4.6) (May 2016, 10 Marks)

**Syllabus Topic : Locality of Reference**

- Q. What are the principles of locality of reference ?**  
 (Ans. : Refer section 4.6.2) (5 Marks)

**Q. Calculate number of page faults and page hits for the page replacement policies FIFO, Optimal and LRU for given reference string, 7, 0, 1, 2, 0, 3, 0, 4, 2, 3, 0, 3, 2, 1, 0, 1, 7, 0, 1 (assuming three frame size).**  
 (Ans. : Refer example 4.6.4) (May 2016, 10 Marks)

- Q. Write a short note on Look through and look aside cache architectures.**  
 (Ans. : Refer section 4.6.4) (10 Marks)

**Syllabus Topic : Cache Coherency**

- Q. Explain in detail cache coherence.**  
 (Ans. : Refer section 4.6.5) (Dec. 2014, 5 Marks)

**Q. Explain in details Cache Coherency.**  
 (Ans. : Refer section 4.6.5) (May 2015, 7 Marks)

- Q.** Calculate the hit and miss using various page replacement policies LRU, OPT, FIFO for following sequence (page frame size 3) 4, 7, 3, 0, 1, 7, 3, 8, 5, 4, 5, 3, 4, 7. State which one is best for above example ?  
*(Ans. : Refer example 4.6.5) (Dec. 2015, 10 Marks)*
- Q.** Calculate the hit and miss using various page replacement policies LRU, OPTIMAL, FIFO for following sequence (page frame size = 3) 4, 7, 3, 0, 1, 7, 3, 8, 5, 4, 5, 3, 4, 7. State which one is best for above example ?  
*(Ans. : Refer example 4.6.5) (Dec. 2016, 10 Marks)*
- Q.** Cache Coherency.  
*(Ans. : Refer section 4.6.5) (Dec. 2016, 5 Marks)*
- Q.** What is cache coherency ?  
*(Ans. : Refer section 4.6.5) (5 Marks)*
- Syllabus Topic : Write Policies**
- Q.** Explain different write policies.  
*(Ans. : Refer section 4.6.6) (10 Marks)*
- Q.** List and explain different replacement policies.  
*(Ans. : Refer section 4.6.8) (5 Marks)*
- Syllabus Topic : Memory hierarchy: cost and performance measurement**
- Q.** Explain LRU page replacement policy with suitable example.  
*(Ans. : Refer section 4.6.9) (Dec. 2014, 10 Marks)*
- Q.** List and explain the different performance characteristics of two level memory.  
*(Ans. : Refer section 4.6.9) (5 Marks)*
- Syllabus Topic : Mapping Techniques**
- Q.** Write a short note on Direct mapping technique.  
*(Ans. : Refer section 4.7.1) (5 Marks)*
- Q.** Explain fully associative mapping technique.  
*(Ans. : Refer section 4.7.2) (5 Marks)*
- Q.** Explain with example two way set associative mapping technique. *(Ans. : Refer section 4.7.3) (5 Marks)*
- Q.** A block set associative cache consists of 64 blocks divided in 4 block sets. The main memory contains 4096 blocks, each 128 words of 16 bit length  
 (1) How many bits are there in main memory address ?

### Memory Organization

- (2) How many bits are there in cache memory address (tag, set and word fields) ?  
*(Ans. : Refer example 4.7.3.1) (May 2016, 10 Marks)*

### Syllabus Topic : Interleaved and Associative Memory

- Q.** Write short notes on interleaved memory and associative memory.  
*(Ans. : Refer section 4.8) (5 Marks)*
- Q.** What is Associative memory ?  
*(Ans. : Refer section 4.8.1) (May 2015, 4 Marks)*
- Q.** Explain set associative and associative cache mapping techniques.  
*(Ans. : Refer section 4.8.1) (Dec. 2015, 10 Marks)*
- Q.** Explain the Interleaved memory.  
*(Ans. : Refer section 4.8.2) (May 2016, 10 Marks)*

### Syllabus Topic : Virtual Memory: Concept, Segmentation and Paging

- Q.** Explain the paging mechanism.  
*(Ans. : Refer section 4.9.1) (5 Marks)*
- Q.** What is the use of Translational look aside buffer ?  
*(Ans. : Refer section 4.9.1) (5 Marks)*
- Q.** What is virtual memory ?  
*(Ans. : Refer section 4.9) (May 2014, 4 Marks)*
- Q.** Explain virtual memory with reference to memory hierarchy, segments and pages.  
*(Ans. : Refer section 4.9) (Dec. 2014, 10 Marks)*
- Q.** Explain in details Virtual Memory, Segmentation and Paging.  
*(Ans. : Refer section 4.9) (May 2015, 7 Marks)*
- Q.** What is virtual memory ?  
*(Ans. : Refer section 4.9) (Dec. 2015, 5 Marks)*
- Q.** What is TLB? Explain working of TLB.  
*(Ans. : Refer section 4.9.1) (Dec. 2015, 10 Marks)*
- Q.** Explain Virtual Memory.  
*(Ans. : Refer section 4.9) (May 2017, 5 Marks)*
- Q.** What is TLB ?  
*(Ans. : Refer section 4.9.1) (May 2017, 8 Marks)*
- Q.** What is Segmentation ?  
*(Ans. : Refer section 4.9.2) (May 2017, 5 Marks)*



## I/O Organization and Peripherals

### Syllabus

Common I/O device types and characteristics, Types of data transfer techniques : Programmed I/O, Interrupt driven I/O and DMA. Introduction to buses, Bus arbitration and multiple bus hierarchy, Interrupt types, Interrupts handling.

### Syllabus Topic : Common Input/Output Device Types and Characteristics

#### 5.1 Input / Output System

- Q.** Explain the need of I/O module.  
*(Ans. : Refer section 5.1) (5 Marks)*
- There are a wide variety of peripherals or I/O devices that deliver different amounts of data at different speeds and in different formats. All these devices are slower than CPU and RAM and hence to interface these devices to the CPU there is a need of I/O modules.
- Input/output module is interface to CPU and memory with one or more peripherals.
- The general model of I/O module interfacing with system bus is shown in Fig. 5.1.1.




Fig. 5.1.1 : General model of I/O module interface

- The various functions of the I/O module involve :
- 1. Issue of control and timing signals
- 2. Communication with CPU
- 3. Communication with peripheral
- 4. Buffering of data between the CPU and peripheral and
- 5. Detection of errors

The internal block diagram of I/O module is shown in Fig. 5.1.2.




Fig. 5.1.2 : Internal block diagram of an I/O module

#### 5.1.1 Parallel vs. Serial Interface

- The word communication specifies, data transfer between two points.
- The data may be a digital or analog in nature.
- We will consider only digital data transfer because microprocessor is digital circuit. Suppose you want to transfer data from Point A to Point B. There are two possible ways of doing it :

- (1) Parallel data transfer

- Q. Calculate the hit and miss using various page replacement policies LRU, OPT, FIFO for following sequence (page frame size 3) 4, 7, 3, 0, 1, 7, 3, 8, 5, 4, 5, 3, 4, 7. State which one is best for above example ?  
 (Ans. : Refer example 4.6.5) (Dec. 2015, 10 Marks)
- Q. Calculate the hit and miss using various page replacement policies LRU, OPTIMAL, FIFO for following sequence (page frame size 3) 4, 7, 3, 0, 1, 7, 3, 8, 5, 4, 5, 3, 4, 7. State which one is best for above example ?  
 (Ans. : Refer example 4.6.5) (Dec. 2016, 10 Marks)
- Q. Cache Coherency.  
 (Ans. : Refer section 4.6.5) (Dec. 2016, 5 Marks)
- Q. What is cache coherency ?  
 (Ans. : Refer section 4.6.5) (5 Marks)
- Syllabus Topic : Write Policies**
- Q. Explain different write policies.  
 (Ans. : Refer section 4.6.6) (10 Marks)
- Q. List and explain different replacement policies.  
 (Ans. : Refer section 4.6.8) (5 Marks)
- Syllabus Topic : Memory hierarchy: cost and performance measurement**
- Q. Explain LRU page replacement policy with suitable example.  
 (Ans. : Refer section 4.6.9) (Dec. 2014, 10 Marks)
- Q. List and explain the different performance characteristics of two level memory.  
 (Ans. : Refer section 4.6.9) (5 Marks)
- Syllabus Topic : Mapping Techniques**
- Q. Write a short note on Direct mapping technique.  
 (Ans. : Refer section 4.7.1) (5 Marks)
- Q. Explain fully associative mapping technique.  
 (Ans. : Refer section 4.7.2) (5 Marks)
- Q. Explain with example two way set associative mapping technique. (Ans. : Refer section 4.7.3)  
 (5 Marks)
- Q. A block set associative cache consists of 64 blocks divided in 4 block sets. The main memory contains 4096 blocks, each 128 words of 16 bit length  
 (1) How many bits are there in main memory address ?

(2) How many bits are there in cache memory address (tag, set and word fields) ?  
 (Ans. : Refer example 4.7.3) (May 2016, 10 Marks)

**Syllabus Topic : Interleaved and Associative Memory**

- Q. Write short notes on interleaved memory and associative memory.  
 (Ans. : Refer section 4.8) (5 Marks)
- Q. What is Associative memory ?  
 (Ans. : Refer section 4.8.1) (May 2015, 4 Marks)
- Q. Explain set associative and associative cache mapping techniques.  
 (Ans. : Refer section 4.8.1) (Dec. 2015, 10 Marks)
- Q. Explain the Interleaved memory.  
 (Ans. : Refer section 4.8.2) (May 2016, 10 Marks)

**Syllabus Topic : Virtual Memory: Concept, Segmentation and Paging**

- Q. Explain the paging mechanism.  
 (Ans. : Refer section 4.9.1) (5 Marks)
- Q. What is the use of Translational look aside buffer ?  
 (Ans. : Refer section 4.9.1) (5 Marks)
- Q. What is virtual memory ?  
 (Ans. : Refer section 4.9) (May 2014, 4 Marks)
- Q. Explain virtual memory with reference to memory hierarchy, segments and pages.  
 (Ans. : Refer section 4.9) (Dec. 2014, 10 Marks)
- Q. Explain in details Virtual Memory, Segmentation and Paging.  
 (Ans. : Refer section 4.9) (May 2015, 7 Marks)
- Q. What is virtual memory ?  
 (Ans. : Refer section 4.9) (Dec. 2015, 5 Marks)
- Q. What is TLB? Explain working of TLB.  
 (Ans. : Refer section 4.9.1) (Dec. 2015, 10 Marks)
- Q. Explain Virtual Memory.  
 (Ans. : Refer section 4.9) (May 2017, 5 Marks)
- Q. What is TLB ?  
 (Ans. : Refer section 4.9.1) (May 2017, 8 Marks)
- Q. What is Segmentation ?  
 (Ans. : Refer section 4.9.2) (May 2017, 5 Marks)

## CHAPTER 5

### Module V

## I/O Organization and Peripherals

### Syllabus

Common I/O device types and characteristics, Types of data transfer techniques : Programmed I/O, Interrupt driven I/O and DMA. Introduction to buses, Bus arbitration and multiple bus hierarchy, Interrupt types, Interrupts handling.

### Syllabus Topic : Common Input/Output Device Types and Characteristics

#### 5.1 Input / Output System

##### Q. Explain the need of I/O module. (5 Marks)

- There are a wide variety of peripherals or I/O devices that deliver different amounts of data at different speeds and in different formats. All these devices are slower than CPU and RAM and hence to interface these devices to the CPU there is a need of I/O modules.
- Input/output module is interface to CPU and memory with one or more peripherals.
- The general model of I/O module interfacing with system bus is shown in Fig. 5.1.1.




Fig. 5.1.1 : General model of I/O module interface

The various functions of the I/O module involve :

- Issue of control and timing signals
- Communication with CPU
- Communication with peripheral
- Buffering of data between the CPU and peripheral and
- Detection of errors

The internal block diagram of I/O module is shown in Fig. 5.1.2.




Fig. 5.1.2 : Internal block diagram of an I/O module

#### 5.1.1 Parallel vs. Serial Interface

- The word communication specifies, data transfer between two points.
- The data may be a digital or analog in nature.
- We will consider only digital data transfer because microprocessor is digital circuit. Suppose you want to transfer data from Point A to Point B. There are two possible ways of doing it :

##### (I) Parallel data transfer

- (2) Serial data transfer.
- For parallel data transfer, we can use 8255. Two 8255's are connected, one at each side.
- The Port A of 8255.
- (1) At point A is connected to Port A of 8255.
- (2) At point B. So the data transferred is of 8 bits at a time. For implementing this communication, we want 8 lines of PA interconnected and line will be the common ground between two points.
- In serial data transfer the data is transferred serially on a single line, the same hardware used for parallel data can also be used to implement this. Instead of connecting all 8 lines connect single line from Port A of 8255 :

  - To Port A of 8255.
  - To implement above communication we require one line of Port A interconnected and second line i.e. common ground between two points.

Now let's compare the specified 2 methods of data transfer.

| Sr. No. | Parallel                                                                              | Serial                                      |
|---------|---------------------------------------------------------------------------------------|---------------------------------------------|
| 1.      | Parallel lines of 8/16/32 bits. Hence 8/16/32 bits can be transmitted simultaneously. | Only 1 bit is transmitted at a time.        |
| 2.      | The data transfer is comparatively faster.                                            | The data transfer is comparatively slower.  |
| 3.      | Due to so many parallel paths 'crosstalk' among different bits is possible.           | No 'crosstalk' possible.                    |
| 4.      | This cannot be used for distant communication.                                        | This can be used for distant communication. |
| 5.      | More parallel hardware is required.                                                   | Less parallel hardware required.            |
| 6.      | It is comparatively costlier.                                                         | It is comparatively cheaper.                |

- In these two methods the cost of connecting two distant points, is the main factor. So though the parallel data transfer is faster, it is preferred for small distances only. But for long distances, serial data transfer is preferred.

- In serial data transfer the 8 bits of data is converted into serial 8 bits; using shift register (parallel in serial out mode). These serial bits are transferred on single line using serial I/O data transfer.
- To transfer 8 bits of data, it will require 8 clock pulses. On the other side exactly opposite process is done. These serial 8 bits are accepted and converted to parallel form to get 8 bits of data. This process is shown in Fig. 5.1.3.




Fig. 5.1.3 : Serial I/O

### 5.1.2 Types of Communication Systems

The communication systems are classified on the basis of transmission :




Fig. 5.1.4 : Types of communication systems

#### → (1) Simplex

- The simplex is one way transmission.
- The connection exists such that data transfer takes place only in one direction.
- There is no possibility of data transfer in the other direction.
- System A is transmitter and system B is receiver only.

#### → (2) Duplex

The duplex is two way transmissions. It is further divided in 2 groups :

##### (a) Half duplex

It is a connection between two terminals such that, data may travel in both the directions, but transmission activated in one direction at a time.

This indicates that the line has to turn around after communication is complete in one direction.

#### (b) Full duplex

It is a connection between two terminals such that, data may travel in both the directions simultaneously. So it will contain one way transmission or two way transmission at a time.

#### Syllabus Topic : Input Output Modules and 8089 IO Processor

An Input/output device can never be connected directly to the processor. It always has to be interfaced using an I/O module.

I/O module is required for the following reasons :

- I/O devices are normally slower than the processor and also have different speeds. Hence if there is no I/O module, the processor will have to wait for long time for the I/O devices. Hence I/O module works as a buffer between the processor and I/O device to hold the data for the required time.
- Each I/O device has different data bus width. I/O module does the required width conversion.
- Each I/O device has different protocol to be followed. Some use serial communication, some use parallel, some have handshaking signals etc. Hence I/O module communicates according to the protocol required by the I/O devices.

### 5.2 I/O Module

- Q. Explain with block diagram the structure of I/O module. (10 Marks)

- (I) Need of input module : each output device operates at a different speed, has different data format and different protocol.

Also, most of the I/O devices are slower than the speed of the processor. Hence, an I/O module is used to interface the I/O device to the processor.




Fig. 5.2.1 : Input output module

#### Block diagram of I/O module




Fig. 5.2.2 : Block diagram of I/O module

- Data register is used to store the data given by the input device to be forwarded to the processor OR given by the processor to be forwarded to an output device.
- Address register is used to provide address of the I/O device to be accessed.
- Mode and control unit indicates the mode of operation for the I/O module, as well as controls the transfer of data between the I/O module and I/O device, as well as I/O module and CPU.

#### 5.2.2 8089 I/O Processor

→ (MU - May 2014, May 2015, May 2016, May 2017)

- Q. Explain in brief function of 8089 I/O processor. May 14, May 16, 4 marks
- Q. What are major requirements for an I/O module? May 14, May 15, 6 Marks
- Q. Discuss the functions of 8089 I/O processor. May 17, 10 Marks
- Q. Explain the operation of 8089 with 8086. (10 Marks)

Again, for interfacing 8086 with 8089, let us first see the pin diagram of 8089. The pin diagram of 8089 is shown in Fig. 5.2.3, which has almost the same pins to be interfaced to 8086 as that were in case of 8087.




Fig. 5.2.3 : Pin Configuration of (IOP 8089)

#### Interfacing 8086 and 8089 : Local Configuration

Refer Fig. 5.2.4.

- CLK, Reset and ready given to 8086/8088 as well as IOP 8089.
- S<sub>0</sub> – S<sub>2</sub> from 8086 given to 8089 as well as bus controller 8288.
- AD<sub>0</sub> – AD<sub>15</sub> and A16/S3 to A19/S7 lines of 8086 given to 8282 latch for demultiplexing address and data bus.
- A<sub>1</sub> to A<sub>15</sub> lines of 8086 also given to 8286 (data bus buffer). Output from 8282 is A<sub>0</sub> to A<sub>19</sub> with BHE signal.
- A<sub>1</sub> to A<sub>15</sub> lines given to address decoder for generating chip select for IOP.
- INT pin of IOP is given to 8259, for generating interrupt for 8086, whenever required.
- RQ / GT of IOP 8089 connected to RQ / GT of microprocessor.
- When 8089 is directly connected to 8086/8088, the RQ / GT lines built into all these processors are used to arbitrate use of a local bus.

- First we will see how RQ / GT of CPU operates.
- An external processor sends a pulse to the CPU to request use of the bus.
- The CPU finishes its current bus cycle, if one is in progress, and sends a pulse to the processor to indicate that it has been granted the bus.
- When the external processor is finished with the bus, it sends a final pulse to the CPU, to indicate that it is releasing the bus.




Fig. 5.2.4

- (1) The host sets up message in memory and then wakes up the independent processor by sending a command to one of the independent processor's ports.
- (2) The independent processor then accesses the shared memory to get the assigned task and executes the task in parallel with the host.
- (3) After the task is completed, the external processor notifies its host of the completion by using either a status bit or an interrupt request.
- (4) The message format, totally depends upon independent processor and the application. The message should specify which operation is to be performed the Input parameters and the addresses of the locations in which to store the result.




Fig. 5.2.5 : Interprocessor communication through shared memory

#### Syllabus Topic : Types of Data Transfer Techniques - Programmed Input Output

#### 5.3 Types of Data Transfer Techniques : Programmed I/O, Interrupt Driven I/O and DMA.

→ (MU - May 2014, May 2015)

- Q. Programmed I/O. May 14, 6 Marks  
 Q. Explain in brief Programmed I/O. May 15, 4 Marks  
 Q. Write short notes on: Programmed I/O, Interrupt Driven I/O and DMA based I/O. (10 Marks)

- There is yet another method of classifying the interfacing of I/O devices based on how and when the data is transferred between the processor and I/O devices.
- There are three types under this method of classification namely programmed I/O, interrupt driven I/O and DMA (Direct Memory Access).

#### Definition of polling

Polling is a mechanism, wherein the processor checks each and every device for it needs a service or not.

#### 5.3.1 Programmed I/O

- Q. Write short notes on: Programmed I/O, Interrupt Driven I/O and DMA based I/O. (10 Marks)

The processor checks the status of the devices and issues read or write commands and then transfers data. During the data transfer, CPU waits for I/O module to complete operation and hence this system wastes the CPU time.

The sequence of operations to be carried out in programmed I/O operation are :

1. CPU requests for I/O operation.
2. I/O module performs the said operation.
3. I/O module updates the status bits.
4. CPU checks these status bits periodically. Neither the I/O module can inform CPU directly nor can I/O module interrupt CPU.
5. CPU may wait for the operation to complete or may continue the operation later.

IC 8255 is generally used as a I/O module for programmed I/O method of interfacing.




Fig. 5.3.1 : Transferring a block of data using programmed input/output

- A common programming task is the transfer of a block of words between an Input/output device and memory.
- Fig. 5.3.1 gives a flowchart for transferring a block of data.

### 5.3.1.1 Input/Output Addressing

When the processor, main memory, and Input/output share a common bus, two modes of addressing are possible :

- Memory-mapped Input/output
- Input/output-mapped Input/output.

#### 1. Memory-Mapped Input / Output :-

General structure of a memory-mapped Input/output is shown in Fig. 5.3.1. With memory-mapped Input/output, there is a single address space for memory locations and Input/output devices.

- Processor treats status and data registers as separate memory locations. Status and data registers are part of an Input/output device.
- Processor uses same memory instructions to access both memory and Input/output devices.
- With memory-mapped Input/output, a single read line and a single write line are needed on the bus.




Fig. 5.3.2 : Structure of memory mapped Input/output

READ line is activated during transfer of data from memory to CPU.

Example :

`MOV AX, x [AX ← x]`

8086 assembly instruction 'MOV Ax, x' will transfer a word of data from memory location x into CPU register Ax. This will activate READ line.

WRITE line is activated during transfer of data from CPU to memory.

Example : `MOV x, AX [x ← Ax]`

- With memory-mapped Input/output, no special commands (like IN, OUT) are needed for Input/output operations.
- Powerful addressing modes, available for accessing memory variables can also be used to address an Input/output device.
- A large set of instructions (meant for memory operands) can be used for Input/output. This allows more efficient programming.
- Interfacing circuit for memory-mapped Input/output is complex. Device has to behave like a set of memory locations to CPU.

### 2. Input/Output-Mapped Input/Output :

Structure of an Input/output-mapped Input-output is shown in Fig. 5.3.3.

- There are separate control lines for memory and Input/output devices.
- A memory reference instruction does not effect an Input/output device.
- There are separate address spaces for memory and Input/output devices. An Input/output device and a memory location can have the same address.




Fig. 5.3.3 : Structure of Input/output-mapped Input/output

- There are separate instructions for Input/output read and Input/output write.
- A memory reference instruction for memory read will cause generation of 'Memory READ' control signal.  
`MOV Ax, x [Ax ← x]`
- A memory reference instruction for memory write will cause generation of 'Memory WRITE' control signal.  
`MOV x, Ax [x ← AX]`
- An Input/output reference instruction for Input/output read will cause generation of 'Input/output READ' control signal.

`IN AL, 300H (AL ← (data from port with address 300H))`

- An Input/output reference instruction for Input/output write will cause generation of 'Input output WRITE' control signal.

`OUT 300H, AL (Contents of AL register is written to port with address 300H)`

### Syllabus Topic : Interrupt Driven Input Output

#### 5.3.2 Interrupt Driven I/O

→ (MU - May 2015, Dec. 2015, Dec. 2016)

Interrupt driven I/O. May 15 Dec 16 6 Marks

Q. Compare interrupt driven I/O and DMA.

Dec. 15, 10 Marks

Q. Write short notes on : Programmed I/O, Interrupt Driven I/O and DMA based I/O.

(10 Marks)

- Interrupt Driven I/O overcomes the disadvantage of programmed I/O i.e. the CPU waiting for I/O device.
- This disadvantage is overcome by CPU not repeatedly checking for the device being ready or not instead the I/O module interrupts when ready.

The sequence of operations for interrupt Driven I/O is as below :

- CPU issues the read command to I/O device.
- I/O module gets data from peripheral while CPU does other work.
- Once the I/O module completes the data transfer from I/O device, it interrupts CPU.
- On getting the interrupt, CPU requests data from the I/O module.
- I/O module transfers the data to CPU.
- After issuing the read command the CPU performs its work, but checks for the interrupt after every instruction cycle as seen earlier in this chapter.
- When CPU gets an interrupt, it performs the following operation in sequence
  - Save context i.e. the contents of the registers on the stack
  - Processes interrupt by executing the corresponding ISR
  - Restore the register context from the stack.
- IC 8259 has 8 interrupt lines and is used as a I/O module when Interrupt driven I/O is used.
- The interrupt driven Input/output mechanism for transferring a block of data is shown in Fig. 5.3.4.

ss  
ow  
try  
ow  
the  
but  
this

and  
sit of  
ave a  
scied  
two  
non-  
the  
ol is  
in the  
anding  
diction  
address  
pointer  
ress or

emory  
during  
and the  
register  
ialized  
will be

not be a  
ie actual  
ve case  
fore the  
a wrong  
nsidered




Fig. 5.3.4 : Transferring a block of data using interrupt driven Input/Output

#### Transferring a word of data

- CPU issues a 'READ' command to Input/output device and then switches to some other program. CPU may be working on different programs.
- Once the Input/output device is ready with the data in its data register, Input/output device signals an interrupt to the CPU.
- When the interrupt from Input/output device occurs, it suspends execution of the current program, reads data from the port and then resumes execution of the suspended program.

#### 5.3.2.1 Comparison between Programmed and Interrupt Driven Input/Output

- Programmed Input/output can be implemented with the help of software without any additional hardware cost. Whereas in interrupt driven, addition hardware is required to handle interrupt.
- Programmed Input/output is simple to implement and it is used in low end system where cost is a very important factor. Most of the contemporary computer systems are based on interrupt driven Input/output.

#### I/O Organization and Peripherals

Programmed Input/output is based on busy waiting. CPU keeps checking the status of the Input/output device. Since, Input/output devices are very slow, CPU will have to waste lot of its time waiting for the device to become ready. In interrupt driven Input/output, CPU switches to some other program without waiting for the Input/output device to complete or to become free. Only one Input/output activity can be handled using programmed Input/output. Whereas, multiple Input/output activities can be carried out in overlapped fashion, with interrupt driven Input/output.

#### 5.3.2.2 Interrupt Processing

Interrupts can be generated by various sources both internal and external. An interrupt or exception causes CPU to temporarily transfer control from its current program to another program-an interrupt handle.

Interrupt handler services the interrupt. Input/output devices receive service from CPU primarily through a interrupt. This mechanism significantly improves a computer's Input/output performance :

- Multiple Input/output activities can be handled.
- Provides rapid access to CPU.
- Frees the CPU from the need to check the status of the Input/output device.

The basic method of interrupting the CPU is by activating a control line that connects the interrupt source to the CPU. On recognizing the presence of interrupt, the CPU executes a specific interrupt-handling program.

Each interrupt source requires execution of a different interrupt-handling program. CPU must determine the source of interrupt and the address of the interrupt-handling program to be used.

CPU takes following steps in response to an interrupt

1. The CPU identifies the source of interrupts.
2. CPU finds the address of the interrupt-handling program.
3. The Program Counter (PC) and the status word PSW is saved on stack.
4. PC is loaded with interrupt handler. This will transfer control to interrupt handler program. Execution of interrupt handler proceeds until a return instruction is encountered, which transfers control back to the interrupted program.

#### I/O Organization and Peripherals

A flowchart for interrupt processing is shown in Fig. 5.3.5.




Fig. 5.3.5 : Interrupt processing

#### 5.3.2.3 Interrupt Selection (Multiple Interrupts)

If several devices are connected to the CPU, CPU must know the interrupting device. Multiple devices may generate interrupt at the same time. In case of multiple interrupts, CPU will have to use some arbitration technique to select one Input/output device to service.

- Each device may have an independent interrupt request line going upto CPU (Fig. 5.3.7).
- Multiple devices may share the single interrupt request line (Fig. 5.3.6).
- CPU may be using vectored interrupt using bus arbitration technique or daisy chaining.




Fig. 5.3.6 : Single line interrupt system

#### I/O Organization and Peripherals




Fig. 5.3.7 : Multiple interrupts using independent interrupt request lines

#### Independent request line :

- The straight forward solution of finding the interrupting device is to provide multiple interrupt request lines.
- This results in immediate recognition of the interrupting device. Priority mechanism can be used to select one with highest priority, in case of multiple interrupts at the same time.




Fig. 5.3.8 : Simple vectored interrupt system using 8259, interrupt controller

- Providing multiple interrupt lines is an impractical approach. Only a few lines of the system bus can be devoted for interrupt.
- Software poll**
- The interrupt selection method requiring minimum hardware is the single interrupt request line method (Fig. 5.3.8).
- On receiving an interrupt, CPU can scan all the Input/output devices to determine the source of interrupt.
- Alternately, CPU starts executing a software routine which polls to each Input/output port to determine which Input/output device has caused the interrupt. This may be achieved by reading the status register of the port.
- Priority can be implemented easily by defining the polling sequence.

**Vectored Interrupts using daisy chaining**

- In vectored interrupts, the interrupting device must supply the CPU with the starting address of the interrupt handler or interrupt vector (interrupt vector table contains addresses of the corresponding service routines).
- In daisy chaining, we have one interrupt acknowledgement line, which is chained through various devices. There is just one interrupt line.
- On receiving an interrupt request, the interrupt acknowledgement line is activated which in turn passes this signal device by device.
- The first device which has made the interrupt request grabs the interrupt acknowledgement signal and blocks its further propagation.
- Interrupting device, holding the interrupt acknowledgement signal responds by putting a word which is normally an address of interrupt servicing program or an interrupt vector.
- The daisy chaining has an in-built priority scheme, which is determined by the sequence of devices on interrupt acknowledgement line.

**Bus arbitration (vectored) using 8259**

- With bus arbitration, an Input/output module must first gain control of the bus before it can raise the interrupt request line.
- Thus, only one module can raise the line at a time. When the CPU detects the interrupt, it responds on the interrupt acknowledgement line.

- The requesting Input/output module then places its vector on the data bus.
- The intel processor 8086 provides a single Interrupt Request Line (INTR) and a single interrupt acknowledgement Line (INTA).
- Fig. 5.3.8 shows the use of 8259 to connect multiple Input/output devices. 8259 is a general purpose interrupt handling IC. In cascade mode, it can handle up to 64 Input/output devices.

8259 accepts interrupt requests from attached devices, determines which interrupt has the highest priority, and then requests the CPU by raising INTR line.

The CPU acknowledges via the INTA line. In response to acknowledgement, 8259 places the appropriate vector information on the data bus.

**5.3.2.4 Difference between Subroutine and Interrupt Service Routine**

The routine executed in response to an interrupt request is called the interrupt service routine. Subroutines are written to modularly structure a big program. An interrupt service routine is treated much like a subroutine.

- When a call to a subroutine instruction is executed, the current program counter value is saved on top of the stack and the address of the subroutine is loaded in program counter.
- After execution of the current subroutine, the return address is popped in counter.
- When an interrupt comes, the processor first completes execution of current instruction.
- Then it loads the program counter with the address of the first instruction of the interrupt-handler-program. To facilitate return from the interrupt-service-routine, return address is pushed on top of the stack.
- An important difference between a subroutine and interrupt service routine is that a subroutine performs a function required by the program from which it is called, whereas the interrupt-service routine may have nothing in common with the program being executed at the time the interrupt request is received.
- Before starting execution of interrupt-service routine, any information (CPU registers, flag register etc.) to be altered must be saved.
- This information must be restored before execution of he interrupted program is resumed.

In this way, the original program can continue execution without being affected in any way by interrupt.

Typically, the processor saves only the contents of program counter and the processor status register when an interrupt is generated. In case of subroutine call, the process saves only the contents of program counter. Any additional information to be saved must be saved by program instructions at the beginning of subroutine and restored at the end.

**Subroutine call**

The instruction BSB is used for branching to a subroutine portion of a program.

On execution of the above instruction, the return address which is currently in PC is stored at the beginning of the subroutine. The actual code of the subroutine starts from the next instruction.

$$M \leftarrow PC + 5000$$

$$PC \leftarrow m + 1$$

After the subroutine is executed, control is transferred back to the calling program by means of a BUN instruction placed at the end of the subroutine.

$$PC \leftarrow m$$

**5.3.2.5 Types of Interrupts**

There are various sources of interrupts. These sources could be both internal and external.

- Input/output requests are external requests. They are used to initiate or terminate an Input/output operation.
- A virtual memory management unit can generate a page fault (type of interrupt) to swap a page from a secondary storage.
- Hardware or software errors can activate an interrupt.
- A power-supply failure can generate an interrupt to save critical data.
- An attempt by an instruction to divide by zero can raise an interrupt.
- Execution of a privileged instruction when not in privileged mode will generate an interrupt.
- Multiprogramming with pre-emptive scheduling is implemented using interrupts.

We can classify interrupts in following categories :

1. Program interrupts (s/w interrupts).
2. Timer interrupts.
3. Input/output interrupts.
4. Hardware failure.

1. Program Interrupts are generated by some condition that occurs as a result of an instruction execution; such as :

- (a) Arithmetic overflow.
  - (b) Division by zero.
  - (c) Execution of an illegal machine instruction.
  - (d) Segment limit violation.
  - (e) Execution of privileged instruction.
2. Timer interrupts are generated within the processor. This allows the operating system to perform certain operations on regular basis.
3. Input/output interrupts are generated for initiation or completion of Input/output operation. Input/output failure or Input/output error too can generate an interrupt.
4. Hardware failure interrupts are generated by a failure, such as power failure or memory parity error.

**Syllabus Topic : Types of Data Transfer Techniques - DMA****5.3.3 DMA**

→ (MU - May 2014, Dec. 2014, May 2015, May 2016, Dec. 2016, May 2017)

- Q. Explain the DMA based data transfer techniques for I/O devices. May 14, May 15, Dec. 16, 8 Marks
- Q. DMA (Direct Memory Access) Dec. 14, 5 Marks
- Q. What is the need of DMA ? Explain its various techniques of data transfer. May 16, 10 Marks
- Q. Discuss the functions of 8089 I/O processor. May 17, 10 Marks
- Q. Explain different data transfer techniques of DMA. (5 Marks)
- Q. Write short notes on : Programmed I/O, Interrupt Driven I/O and DMA based I/O. (10 Marks)
- Q. Explain different data transfer techniques of DMA. (5 Marks)

- DMA stands for Direct Memory Access. The I/O module can directly access (read or write) the memory using this method.
- Interrupt driven and programmed I/O require active operation of the CPU, hence transfer rate is limited and CPU is also busy doing the transfer operation. DMA is the solution for these problems.
- DMA controller takes over the control of the bus from CPU for I/O transfer.
- The internal block diagram of a DMA controller of the I/O module for DMA method of I/O interfacing is shown in the Fig. 5.3.1.




Fig. 5.3.1 : Internal block diagram of DMA controller.

- In Fig. 5.3.1, you will notice that there are various registers like data count, data register and address register.
- The address register is used to hold the address of the memory location from which the data is to be transferred. There may be multiple address registers to hold multiple addresses.
- The address may be incremented or decremented after every transfer based on the mode of operation.
- The data count register is used to keep a track of the number of bytes to be transferred. The counter register is decremented after every transfer.
- The data register is used in a special case i.e. when the transfer of a block is to be done from one memory location to another memory location.
- Also you will note in the Fig. 5.3.1 the read and write signals are bidirectional.

## I/O Organization and Peripherals

- The DMA controller is initially programmed by the CPU, for the count of bytes to be transferred, address of the memory block for the data to be transferred etc.
- During this programming of the DMA (DMA controller), the read and write lines work as inputs for the DMA.
- This is because the CPU has to tell the DMA whether it is reading or writing from the DMA.
- Once the DMA takes the control of the system bus i.e. transfers the data between the memory and I/O device, these read and write signals work as output signals.
- They are used to tell the memory that the DMA wants to read or write from the memory according to the operation being data transfer from memory to I/O or from I/O to memory.
- The speciality of DMA is that the CPU carries on with other work while the DMA controller deals with transfer of data. DMA controller sends a signal when finished.

## 5.3.4 DMA Transfer Modes

- There are various modes of operation used to transfer the data between the memory and I/O device by the DMA controller.
- The four major methods used are discussed below :




Fig. 5.3.2 : DMA transfer modes

- 1. Single transfer mode
- In single transfer mode, the device is programmed to make one byte transfer only after getting the control of the system bus.
- After transferring one byte the control of the bus will be returned back to the CPU.
- The word count will be decremented and the address decremented or incremented following each transfer.

The disadvantage in this method is that the I/O device has to wait for a long time after every transfer for the extra request grant signals.

The advantage is that the CPU has not to remain out of the system or not having the access of system bus for longer time, instead only for one transfer.

## → 2. Block transfer mode

- In block transfer mode, the device is activated by DREQ (DMA Request) or software request and continues making transfers during the service until a Terminal Count (i.e. the counter becomes zero) or an external End of Process (EOP) is encountered.
- The disadvantage is that the CPU has to remain out of the system or not having the access of system bus for longer time, until all the bytes in the block are transferred.

The problem further increases in case if the I/O device is slower and the system is waiting for the I/O device to complete its operation, thus the CPU has to wait for very long period in this case.

The advantage is that the I/O device gets the transfer of data at a very faster speed.

## → 3. Demand transfer mode

- In demand transfer mode, the device continues making transfers until a Terminal Count or external EOP is encountered, or until DREQ goes inactive.
- Thus, transfer may continue until the I/O device has exhausted its data handling capacity.
- Thus this method is said to be a trade off between the earlier two methods. If the I/O device is fast enough it will keep on getting data and need not wait for extra time for the request grant signals as in the single transfer method.
- Also the CPU has not to wait for longer time in case if the I/O device is slower, because if the I/O device is slower the transfer terminates.

## → 4. Hidden transfer mode

- In hidden transfer mode, the DMA controller takes over the charge on the system bus and transfers data when processor does not need system bus.
- The processor does not even realize of this transfer being taken place.
- The processor does not need the system bus when it is performing some execution of an instruction in the ALU or certain instructions that do not need the system

bus access at all. It happens mostly between the machine cycles.

Hence these transfers are hidden from the processor.

## Syllabus Topic : Introduction to Buses

## 5.4 Introduction to Buses

## → BUS

It is a group of wires, pins, signals, connection having common function is called as a bus. The bus or connections that do the function of carrying data is called as DATA bus. The bus or connections that do the function of carrying address is called ADDRESS bus.

The bus or connections that do the function of carrying control signals is called as CONTROL bus. The three buses together are called as system bus. The figure shown below shows the symbols used for single signal and the bus.




Fig. 5.4.1

## 5.4.1 Single-Bus Structure




Fig. 5.4.2 : A single bus structure

The simplest way to interconnect functional units of a computer is to use a single system bus.

System bus consists of :

- (i) Data bus
- (ii) Address bus
- (iii) Control bus

This bus is time shared. Because the bus can be used for only one transfer at a time, only two units can communicate at any given instant.

- 1. Data bus
- The data lines provide a path for moving data between system modules. These lines, collectively are called the 'Data bus'.
- The data lines are bi-directional, so that the data can be sent or received by the processor.
- 2. Address bus
- Every device connected to bus has an address. A memory unit is given a block of addresses, depending on number of words in it.
- For example, if the CPU wishes to read a word of data from memory, it puts the address of the desired word on the address lines.
- The address lines are always unidirectional i.e. the address is transmitted by the processor to different modules.
- 3. Control bus
- The control lines are used to control the various units like memory and I/O. Processor uses control signals to control various modules.
- Control signals transmit both command and timing information. Control signals specify operation to be performed. Typical control signals include :
  - Memory read
  - Memory write
  - I/O read
  - I/O write
  - Bus request
  - Bus grant

#### The operation of the bus

If one module wishes to send data to another, it must do the followings :

- (1) Obtain control of bus.
- (2) Transfer data via the bus.

Similarly, if one module wishes to request data from another module, it must do the followings :


- (1) Obtain control of bus.
- (2) Makes a request to the other module over the appropriate control lines and address lines.

(3) It must then wait for the requested module to send data.

The principle use of the system bus is high-speed data transfer between the CPU and memory.

Most I/O devices are slower than memory and they are put on the local bus. These devices are connected to the system bus via interface circuit called I/O controller. A single I/O controller can interface many I/O devices to the system bus.

#### 5.5 Bus Contentions



(con't) Fig. 5.5.1 : Time shared common bus organization

In a bus system, processors, memory modules and peripheral devices are attached to the bus. The bus can handle only one transaction at a time between a master and slave. In case of multiple requests, the bus arbitration logic must be able to allocate or deallocate and it should service request one at a time.

Thus such a bus is a time sharing or contention bus among multiple functional modules. As only one transfer can take place at any one time on the bus, the overall performance of the system is limited by the bandwidth of the bus.

- When number of processors (masters) contending to acquire a bus exceeds the limit then a single bus architecture may become a major bottleneck. This may cause a serious delay in servicing a transaction.
- Aggregate data transfer demand should never exceed the capacity of the bus. This problem can be countered to some extent by increasing the data rate of the bus and by using a wider bus (increasing data bus from 32 bits to 64 bits).
- Method of avoiding (reducing) contention is multiple bus hierarchy.

#### Syllabus Topic : Bus Hierarchy

##### 5.5.1 Multiple-Bus Hierarchies

→ (MU - Dec. 2015)

- Q. Explain the importance of multiple bus hierarchies with the help of suitable diagram.

Dec. 16. 10 Marks

If a greater number of devices are connected to the bus, performance will suffer due to following reasons : In general, the more devices attached to the bus, the greater will be the propagation delay. The bus may become a bottleneck as the aggregate data transfer demand approaches the capacity of the bus. This problem can be countered to some extent by using wider buses.

Most computer systems enjoy the use of multiple buses. These buses are arranged in a hierarchy.




Fig. 5.5.2 : A multiple bus structure

#### Syllabus Topic : Bus Arbitration

→ (MU - Dec. 2014, Dec. 2015, May 2016)

- Q. What is Bus Arbitration? Explain any two techniques of Bus Arbitration.

Dec. 14, Dec. 15, May 16. 10 Marks

When many bus masters are connected to a single bus, there is bus congestion. To avoid or reduce the problem of bus congestion we use bus arbitration.

- The arbitration procedure comes into picture whenever there are more than one processor requesting the services of bus.
  - The process of selecting a processor (master) among requesting processors is known as arbitration.
  - A selection mechanism must be based on fairness, or priority basis.
- There are three representative arbitration schemes :

- (1) Daisy-chaining
- (2) Polling
- (3) Independent requesting


Arbitration process could be centralized or distributed. In the centralized scheme a hardware circuit device that is referred to as bus controller or bus arbiter decides about processor to be granted access of the bus among requesting processors.

The bus controller may be a separate module or can be constructed as the part of the CPU. For example, I/O processor may need control of the bus for transferring data to memory.

Similarly, CPU also needs the bus for various activities. Therefore, the system buses have I/O processor and CPU that need control of bus for data transfer.

Now, this is upto the bus controller to resolve the simultaneous data transfer requests on the bus.

#### → 1. Daisy Chaining




(con't) Fig. 5.6.1 : Bus arbitration using daisy chaining

Daisy chaining is characterized by Bus Grant signal connected serially from master to master as shown in the Fig. 5.6.1. The process involves three control signals :

- (1) Bus Busy
- (2) Bus Request
- (3) Bus Grant

The bus controller responds to Bus request signal only if Bus busy is inactive. Bus busy signal remains active during the period it is being used by any of the processors.

- All processors are connected to the Bus request line. A processor makes a request to controller for bus grant by activating Bus request line.
  - The bus controller responds to the Bus request signal by placing the Bus grant signal on the Bus grant line.
  - When the first unit requesting access to the bus receives Bus grant signal, it blocks further propagation of signal, activates Bus busy signal, and starts using the Bus.
  - When a non-requesting processor receives the Bus grant signal, it forwards the signal to next processor. Thus, if two processors simultaneously request bus access, the one closer to the bus controller gains access to the bus.
  - Selection priority is determined by the proximity of the requesting processor from the controller.
- Advantages**
- It is a very simple arbitration scheme.
  - It requires very few control lines.
  - Additional device can easily be added.
- Disadvantages**
- In this scheme the priority is wired in and cannot be changed.
  - There could be a problem of starvation. If the master 1 is generating Bus request at a high rate than rest of the masters may not get the bus for quite sometimes.
  - If a master (say  $i^{th}$  master) is not working then all processors ahead of it will never get bus grant line.



(cos 8.00) Fig. 5.6.2 : Bus arbitration using polling

- Polling is process of calling each master turn by turn. A master is called by its address. Address of a master is generated on poll count lines.

- Poll count lines are connected to each device. Bus request and Bus busy line has the same meaning as in the context of daisy chaining.
- A request to use the bus is made on the Bus request line. Bus request will not be responded to till the Bus busy line is active.
- The bus controller responds to a signal on Bus request line by generating addresses in sequence on poll count lines. Each master (device or processor) is assigned a unique address.
- When the poll count matches the address of a particular master that is requesting for the bus, the master activates the Bus busy signal and starts using the bus.


#### Advantages

- Priority can be changed by changing the sequence of the generation of addresses on the poll count lines.
- Failure of one master (a device or processor) will not affect any other master.

#### Disadvantages

- Polling requires more control lines.
- Maximum number of masters to be connected to bus is restricted by poll count lines. With  $n$  poll count lines, we can have maximum of  $2^n$  masters.
- Delay in granting control of bus could become large if the number of devices to be polled is large.

#### 3. Independent requesting



(cos 8.00) Fig. 5.6.3 : Bus arbitration using independent requesting

- In this scheme, each master has its independent Bus request and Bus grant line. In this scheme, the identification of requesting master is almost immediate and the request can be responded quickly.

The arbitration among masters is still carried out by a central arbiter. In case of multiple requests, a requesting master can be selected on the basis of priority. Normally, we use priority-based policy for I/O transactions and fairness-based policy among the processors.

#### 5.6.1 Elements of Bus Design

Buses are classified on the basis of the following parameters :

1. Bus type :
  - (a) Dedicated
  - (b) Multiplexed
2. Method of Arbitration :
  - (a) Centralized
  - (b) Distributed
3. Timing :
  - (a) Synchronous
  - (b) Asynchronous
4. Bus width :
  - (a) Address bus width
  - (b) Data bus width
5. Data Transfer Type :
  - (a) Read
  - (b) Write
  - (c) Read-modify-write
  - (d) Read-after-write
  - (e) Block

#### 1. Bus type

Bus lines could be dedicated or multiplexed. Dedicated lines could be dedicated functionally or physically.

An example of functional dedication is use of separate dedicated address and data lines. Physical dedication refers to the use of multiple buses, each of which connects only a subset of modules. A typical example is the use of I/O bus to connect I/O devices. Physical dedication of bus improves throughput as there is less bus contention.

Buses can be time multiplexed by using the same lines for multiple purposes. For example, address and data information may be transmitted over the same set of lines using an address valid control signal. At the beginning of data transfer, address is placed on the bus and the address valid control signal is activated.

After an interval, address is removed from the bus, and the same bus lines are used for subsequent read or write data transfer. The advantage of time multiplexing is the use of fewer lines. But, there is reduction in performance as it restricts parallelism.

#### 2. Method of Arbitration

In a centralized scheme, a bus controller is responsible for allocating time on the bus. In a shared bus system, a number of processors may need to access the bus simultaneously.

Because, only one unit at a time can successfully transmit over the bus, some method of arbitration is needed. In a distributed scheme, there is no central controller. Modules contain access control logic and they act together to share the bus.

#### 3. Timing

Buses use either synchronous timing or asynchronous timing. In synchronous bus, the occurrence of events on the bus is determined by a clock. In asynchronous timing, bus clock signal is replaced with control signals like ready and accept. These signals are generated by communicating units. These units are self timed and units with different data transfer rates can communicate with each other.

Synchronous timing is simpler to implement with asynchronous timing, a mixture of slow and fast devices can share the bus efficiently.

#### 4. Bus width

The width of data has an effect on system performance. A wider bus will be able to carry greater number of bits in a data transfer operation. The width of the address bus has an effect on address space.

#### 5. Data transfer type

Time →

|         |                                                                              |
|---------|------------------------------------------------------------------------------|
| Address | Data and addresses are sent by master in same cycle over separate bus lines. |
| Data    |                                                                              |

(a) Write (non-multiplexed) operation

Time →

|                                 |                              |
|---------------------------------|------------------------------|
| Address (1 <sup>st</sup> cycle) | Data (2 <sup>nd</sup> cycle) |
|---------------------------------|------------------------------|

(b) Write (multiplexed) operation

|         |  |
|---------|--|
| Address |  |
| Data    |  |

(c) Read (non-multiplexed) operation

|         |             |      |
|---------|-------------|------|
| Address | Access Time | Data |
|---------|-------------|------|




Fig. 5.6.4

A bus can support various data transfer types as shown above.

- In case of a multiplexed bus the bus is first used for specifying the address and then for transferring the data.
- For a read operation, there is a wait while the data is being accessed from the slave.
- In the case of dedicated buses, the address is put on the address bus and remains there while the data are put on the data bus.
- Some buses allow a read-modify-write operation. The whole operation is indivisible to prevent any access to the data element by other masters on the bus. This is used for protecting shared memory resources in a multiprogramming system.
- In read-after-write operation, the read operation is performed for checking purposes.
- Some bus systems also support a block data transfer. In this, one address cycle is followed by n data cycles.

#### Syllabus Topic : Interrupt types, Interrupt Handling

### 5.7 Interrupts types

#### Definitions

#### 1. Interrupt

It is a mechanism by which an I/O device (Hardware interrupt) or an instruction (Software interrupt) can suspend the normal execution of the processor and get itself serviced.

#### 2. Interrupt service routine (ISR)

A small program or a routine that when executed services the corresponding interrupting source is called as an ISR.


#### 3. Vectored/Non-vectored Interrupt

If the ISR address of an interrupt is to be taken from the interrupting source itself, it is called as a non-vectored interrupt; else it is a vectored interrupt.

#### 4. Maskable/Non-maskable Interrupt

Interrupt that can be masked (disabled) or unmasked (enabled) by the programmer is called as maskable interrupt else it is a non maskable interrupt.

In 8086, we have three sources of interrupt.



#### → 1. Hardware Interrupt

In this type of interrupt, physical pins are provided in the chip. In 8086 we have two pins :

- NMI (Non maskable interrupt).
- INTR.

To interrupt the processor we have to apply signal to these pins. As name suggests, NMI is non maskable i.e. microprocessor has to service this interrupt, it cannot avoid it. Whereas INTR is maskable, if IF flag in flag register is '0', microprocessor will not recognize interrupt available on the pin.

#### → 2. Software Interrupt

Software interrupt, in 8086 we have INT instruction. When INT instruction is executed interrupt will occur.

#### → 3. Error Conditions (Exception Or Types)

- We know that 8086 supports division, multiplication, addition etc.
- Suppose by mistake if user asks microprocessor to divide any number by ZERO, then you know that dividing any number by ZERO produces answer "infinity".
- So in this case microprocessor will generate an interrupt "Automatically" and interrupt current execution.

In ISR, user can display message "Divide by zero error". (Possibly you may have come across this error). Instead of showing the answer as "infinity".

Thus, internally generated errors produce an interrupt for microprocessor, normally referred as "TYPE" by Intel engineer and referred as "Exception" by Motorola engineer.

Thus we conclude that 8086 has a simple and versatile interrupt system. Every interrupt is assigned a "type code" that identifies it to the CPU. The 8086 can handle upto 256 different interrupt types.

Interrupts may be initiated by devices external to the CPU; in addition, they also may be triggered by software interrupt introductions and under certain condition, by the CPU itself. Fig. 5.7.1 shows interrupt sources for 8086.

As shown in Fig. 5.7.1 8086 have two lines that external device may use to signal interrupts. The INTR line is usually driven by an Intel 8259A (PIC), which in turn connected to the devices that need interrupt services.




Fig. 5.7.1 : Interrupt sources (INTO-Interrupt on Overflow)

| Sr. No. | Hardware Interrupts                                                | Software Interrupts                                                                                |
|---------|--------------------------------------------------------------------|----------------------------------------------------------------------------------------------------|
| 1.      | To implement a hardware interrupt a pin is given on the processor  | To implement a software interrupt an instruction is given in the instruction set of the processor. |
| 2.      | Hardware interrupts are mostly maskable or non-maskable interrupts | Software interrupts are mostly non-maskable although may have lower priority.                      |
| 3.      | Hardware interrupts may be vectored or non-vectored                | Software interrupts are mostly vectored.                                                           |

### 5.8 Software Interrupts

- The INT instruction of the 8086 can be used to do one of the 256 interrupts (Type 0-255).
- The interrupt type is specified by the number as a part of the instruction. Example INT 0 instruction can be used to send execution to a divide by zero interrupt service routine.
- With the help of these software interrupts we can call the routines from different programs in the system example BIOS. The BIOS routines are called with INT instructions.

#### Syllabus Topic : Interrupt Handling

### 5.9 Interrupt Handling

At the end of each instruction cycle, the 8086 checks to see if any interrupts have been requested. Therefore whenever interrupt occurs, it won't be immediately checked by microprocessor. Microprocessor first completes execution of current instruction and then checks for an interrupt.

Now the main important point is, how 8086 acknowledges it.

- First, microprocessor will complete execution of current instruction.
- It checks for any internal interrupt, suppose the same is not present.
- Then it checks for NMI i.e. hardware interrupt.

### 5.10 Exam Pack (University and Review Questions)

#### Syllabus Topic : Common Input/output device types and characteristics

- Explain the need of I/O module.  
(Ans.: Refer section 5.1) (5 Marks)
- Explain with block diagram the structure of I/O module.  
(Ans.: Refer section 5.2.1) (10 Marks)

- Q. Explain the operation of 8089 with 8086.  
 (Ans. : Refer section 5.2.2) (May 2014, 4 Marks)
- Syllabus Topic : Input Output Modules and 8089 IO Processor**
- Q. Explain in brief function of 8089 I/O processor.  
 (Ans. : Refer section 5.2.2) (May 2014, 4 Marks)
- Q. What are major requirements for an I/O module ?  
 (Ans. : Refer section 5.2) (May 2014, 6 Marks)
- Q. What are major requirements for an I/O module ?  
 (Ans. : Refer section 5.2) (May 2015, 6 Marks)
- Q. Explain in brief the function of 8089 I/O processor.  
 (Ans. : Refer section 5.2.2) (May 2016, 5 Marks)
- Q. Discuss the functions of 8089 I/O processor.  
 (Ans. : Refer section 5.2.2) (May 2017, 10 Marks)
- Syllabus Topic : Types of Data Transfer Techniques - Programmed Input Output**
- Q. Programmed I/O.  
 (Ans. : Refer section 5.3) (May 2014, 6 Marks)
- Q. Explain in brief Programmed I/O.  
 (Ans. : Refer section 5.3) (May 2015, 4 Marks)
- Syllabus Topic : Interrupt Driven Input Output**
- Q. Interrupt driven I/O.  
 (Ans. : Refer section 5.3.2) (May 2015, 6 Marks)
- Q. Interrupt driven I/O. (Ans. : Refer section 5.3.2)  
 (Dec. 2016, 5 Marks)
- Q. Compare interrupt driven I/O and DMA.  
 (Ans. : Refer section 5.3.2) (Dec. 2015, 10 Marks)
- Syllabus Topic : Types of Data Transfer Techniques - DMA**
- Q. Explain the DMA based data transfer techniques for I/O devices.  
 (Ans. : Refer section 5.3.3) (May 2014, 8 Marks)

□□□



## Advance Processor Principles

### Syllabus

Introduction to parallel processing, Flynn's Classification, Concepts of superscalar architecture, out-of-order execution, speculative execution, multithreaded processor, VLIW, data flow computing. Introduction to Multi-core processor architecture.

### Syllabus Topic : Introduction to Parallel Processing Concepts

#### 6.1 Introduction to Parallel Processing Concepts

##### 6.1.1 Overlapping the CPU and Memory or I/O Operations

This is a very basic parallelism implemented in the Intel's 8086, wherein we had instructions prefetched from the memory before they are to be executed. Also for I/O operations a special dedicated I/O processor can be connected.

Hence all the operations i.e. accessing the data or instructions from memory, accessing I/O devices and internal ALU operations can be done simultaneously. In the 8086 processor, there are two separate units to perform the memory accesses and the ALU operations named as Bus Interface Unit (BIU) and the Execution Unit (EU).

Q. Write a short note on Flynn's classification of parallel computing. (5 Marks)

##### 6.2.1 Flynn's Classification of Parallel Computing

A method introduced by Flynn, for classification of parallel processors is most common. This classification is based on the number of Instruction Streams (IS) and Data Streams (DS) in the system. There may be single or multiple streams of each of these. Hence accordingly, Flynn classified the parallel processing into four categories :

1. Single Instruction Single Data (SISD)
2. Single Instruction Multiple Data (SIMD)
3. Multiple Instruction Single Data (MISD)
4. Multiple Instruction Multiple Data (MIMD)

##### → 1. Single Instruction Single Data (SISD)

In this case there is a single processor that executes one instruction at a time on single data stored in the memory.

In fact, this type of processing can be said to be unit processing, hence unit processors fall into this category.

Fig. 6.2.1 shows this type of system. You will notice there is a Control Unit (CU) that accepts the instruction from the processor and decodes it.

The Processing Element (PE) accesses the data from the memory and performs the operation on this data as per the signal given by control unit.

### Syllabus Topic : Flynn's Classifications

#### 6.2 Flynn's Classifications

→ (MU - May 2014, May 2015, Dec. 2015, May 2016, Dec. 2016, May 2017)

Q. List the Flynn's Classification of Parallel Processing Systems. (May 14, May 2015, 3 Marks)

Q. Explain Flynn's classification.

Dec. 15, May 16, Dec. 16, May 17, May 18, 10 Marks

- Q. Explain the operation of 8089 with 8086.  
(Ans.: Refer section 5.2.2) (May 2014, 4 Marks)
- Syllabus Topic : Input Output Modules and 8089 IO Processor**
- Q. Explain in brief function of 8089 I/O processor.  
(Ans.: Refer section 5.2.2) (May 2014, 4 Marks)
- Q. What are major requirements for an I/O module ?  
(Ans.: Refer section 5.2) (May 2014, 6 Marks)
- Q. What are major requirements for an I/O module ?  
(Ans.: Refer section 5.2) (May 2015, 6 Marks)
- Q. Explain in brief the function of 8089 I/O processor.  
(Ans.: Refer section 5.2.2) (May 2016, 5 Marks)
- Q. Discuss the functions of 8089 I/O processor.  
(Ans.: Refer section 5.2.2) (May 2017, 10 Marks)
- Syllabus Topic : Types of Data Transfer Techniques - Programmed Input Output**
- Q. Programmed I/O.  
(Ans.: Refer section 5.3) (May 2014, 6 Marks)
- Q. Explain in brief Programmed I/O.  
(Ans.: Refer section 5.3) (May 2015, 4 Marks)
- Syllabus Topic : Interrupt Driven Input Output**
- Q. Interrupt driven I/O.  
(Ans.: Refer section 5.3.2) (May 2015, 6 Marks)
- Q. Interrupt driven I/O. (Ans.: Refer section 5.3.2)  
(Dec. 2016, 5 Marks)
- Q. Compare interrupt driven I/O and DMA.  
(Ans.: Refer section 5.3.2) (Dec. 2015, 10 Marks)
- Syllabus Topic : Types of Data Transfer Techniques - DMA**
- Q. Explain the DMA based data transfer techniques for I/O devices.  
(Ans.: Refer section 5.3.3) (May 2014, 8 Marks)

- Q. DMA (Direct Memory Access)  
(Ans.: Refer section 5.3.3) (Dec. 2014, 5 Marks)
- Q. Explain DMA based data transfer technique for I/O devices. (Ans.: Refer section 5.3.3) (May 2015, 7 Marks)

- Q. What is the need of DMA ? Explain its various techniques of data transfer.  
(Ans.: Refer section 5.3.3) (May 2016, 10 Marks)
- Q. Explain DMA based data transfer technique for I/O devices.  
(Ans.: Refer section 5.3.3) (Dec. 2016, 10 Marks)
- Q. Discuss the functions of 8089 I/O processor.  
(Ans.: Refer section 5.3.3) (May 2017, 10 Marks)
- Q. Write short notes on : Programmed I/O, Interrupt Driven I/O and DMA based I/O. (10 Marks)
- (Ans.: Refer sections 5.3, 5.3.1, 5.3.2 and 5.3.3)
- Q. Explain different data transfer techniques of DMA.  
(Ans.: Refer section 5.3.3) (5 Marks)

**Syllabus Topic : Bus Hierarchy**

- Q. Explain the importance of multiple bus hierarchies with the help of suitable diagram.  
(Ans.: Refer section 5.5.1) (Dec. 2016, 10 Marks)
- Syllabus Topic : Bus Arbitration**
- Q. What is Bus Arbitration ? Explain any two techniques of Bus Arbitration.  
(Ans.: Refer section 5.6) (Dec. 2014, 10 Marks)
- Q. What is bus arbitration ? Explain any two techniques of bus arbitration.  
(Ans.: Refer section 5.6) (Dec. 2015, 5 Marks)
- Q. What is bus arbitration ? Explain its techniques.  
(Ans.: Refer section 5.6) (May 2016, 5 Marks)



Module VI

**Advance Processor Principles****Syllabus**

Introduction to parallel processing, Flynn's Classification, Concepts of superscalar architecture, out-of-order execution, speculative execution, multithreaded processor, VLIW, data flow computing. Introduction to Multi-core processor architecture.

**Syllabus Topic : Introduction to Parallel Processing Concepts****6.1 Introduction to Parallel Processing Concepts****6.1.1 Overlapping the CPU and Memory or I/O Operations**

This is a very basic parallelism implemented in the Intel's 8086, wherein we had instructions prefetched from the memory before they are to be executed. Also for I/O operations a special dedicated I/O processor can be connected.

Hence all the operations i.e. accessing the data or instructions from memory, accessing I/O devices and internal ALU operations can be done simultaneously. In the 8086 processor, there are two separate units to perform the memory accesses and the ALU operations named as Bus Interface Unit (BIU) and the Execution Unit (EU).

**Syllabus Topic : Flynn's Classifications****6.2 Flynn's Classifications**

→ (MU - May 2014, May 2015, Dec. 2015, May 2016, Dec. 2016, May 2017)

- Q. List the Flynn's Classification of Parallel Processing Systems. May 14, May 2015, 3 Marks
- Q. Explain Flynn's classification. Dec. 15, May 16, Dec. 16, May 17, 10 Marks

- Q. Write a short note on Flynn's classification of parallel computing. (5 Marks)

**6.2.1 Flynn's Classification of Parallel Computing**

A method introduced by Flynn, for classification of parallel processors is most common. This classification is based on the number of Instruction Streams (IS) and Data Streams (DS) in the system. There may be single or multiple streams of each of these. Hence accordingly, Flynn classified the parallel processing into four categories :

1. Single Instruction Single Data (SISD)
2. Single Instruction Multiple Data (SIMD)
3. Multiple Instruction Single Data (MISD)
4. Multiple Instruction Multiple Data (MIMD)

**→ 1. Single Instruction Single Data (SISD)**

In this case there is a single processor that executes one instruction at a time on single data stored in the memory.

In fact, this type of processing can be said to be unit processing, hence unit processors fall into this category.

Fig. 6.2.1 shows this type of system. You will notice there is a Control Unit (CU) that accepts the instruction from the processor and decodes it.

The Processing Element (PE) accesses the data from the memory and performs the operation on this data as per the signal given by control unit.

Computer Organization & Archi. (MU-Sem 4-CSE) 8-2

- The Memory Module (MM) is connected to the PE and the CU for the data and the instruction streams respectively.



Fig. 6.2.1 : SISD computer

#### → 2. Single Instruction Multiple Data (SIMD)




Fig. 6.2.2 : SIMD organization

- In this case the same instruction is given to multiple processing elements, but different data.
- This kind of system is mainly used when many data (array of data) have to be operated with same operation. Vector processors and array processors fall into this category.

Fig. 6.2.2 shows the structure of a SIMD system

#### → 3. Multiple Instruction Single Data (MISD)

- In case of MISD, there are multiple instruction streams and hence multiple control units to decode these instructions.
- Each control unit takes a different instruction from the different memory module in the same memory.

The data stream is single. In this case the data is taken by the first processing element.

This processing element performs an operation on the data given to it and forwards the result to the next processing element for further operation.

This processing element performs a similar operation and so on the final result reaches back to the same memory module.




Fig. 6.2.3 : MISD computer

- This system is not used much, but can be used in cases where in a data has to undergo many computations to get the result for e.g. to add two floating point numbers. Fig. 6.2.3 shows the implementation of such a system.

#### → 4. Multiple Instruction Multiple Data (MIMD)

- This is a complete parallel processing example. Here each processing element is having a different set of data and different instructions.
- Examples of this kind of systems are SMPs (Symmetric Multiprocessors), clusters and NUMA (Non-Uniform Memory Access). Fig. 6.2.4 shows the structure of such a system.




Fig. 6.2.4 : MIMD computer

### Syllabus Topic : Concepts of Superscalar Architecture

## 6.3 Superscalar Processors

**Q. Write a short note on Superscalar architecture. (5 Marks)**

- Superscalar processors are those processors that have multiple execution units.

Hence these processors can execute the independent instructions simultaneously and hence with the help of this parallelism it increases the speed of the processor.

It has been seen that the number of independent consecutive instructions is around 2 to 5. Hence the instruction issue degree in a superscalar processor is restricted from 2 to 5.

#### 6.3.1 Pipelining in Superscalar Processors

The pipelining is the most important representation of demonstrating the speed increase by the superscalar feature of the processors. Fig. 6.3.1 shows the timing diagram of a two issue superscalar and 4-stage pipeline processor.




Fig. 6.3.1 : Timing diagram of the superscalar processor with degree  $m=2$

Hence to implement multiple operations simultaneously, we need to have multiple execution units to execute each instruction independently.

#### 6.3.2 Block diagram of a typical superscalar processor

Fig. 6.3.2 shows a block diagram of a typical superscalar processor. As shown in the Fig. 6.3.1, the instruction fetch unit fetches  $m$  instructions (where  $m$  is the degree of the processor superscalar).

The ID (instruction decode) and rename unit, decodes the instruction and then by the use of register renaming avoids instruction dependency. The instruction window then takes the decoded instructions and based on some pair ability rules, issues them to the respective execution units.

The instructions once executed move to the Retire and write back unit, wherein the instructions retire and the result is written back to the corresponding destination.



Fig. 6.3.2 : Block diagram of a typical superscalar processor

A RISC or CISC processors execute one instruction per cycle. Their performance can be improved with superscalar architecture. In a superscalar architecture :

- Multiple instruction pipelines are used.
- Multiple instructions are issued for execution per cycle.
- Multiple results are generated per cycle.

Superscalar processors can exploit more instruction-level parallelism in user programs.




Fig. 6.3.3 : A superscalar processor of degree = 3 ( $m$ )

The basic structure of a superscalar pipeline is shown in Fig. 6.3.3. There are three instruction pipeline in parallel. A superscalar processor of degree  $m$  can issue  $m$  instructions per cycle. To fully utilize the capability of a superscalar architecture,  $m$  instructions must be executed parallelly. A typical superscalar architecture for RISC processor is shown in Fig. 6.3.4.




Fig. 6.3.4 : A typical superscalar RISC processor architecture consisting of an integer unit and a floating-point unit

- Multiple instruction pipelines are used.
- The instruction cache supplies multiple instructions per fetch.
- The number of instructions issued may be constrained by data dependency and resource conflict.
- Multiple functional units are built into the integer unit and into the floating point unit.
- Multiple data buses exist among the functional units.
- All functional units can be simultaneously used if conflict and dependencies do not exist among them during any cycle.

#### 6.4 Vector Processor

- Vector processors are capable of executing hundreds of millions of floating point operations per second. Main task of a vector processor is to perform arithmetic operations on arrays of vectors of floating point numbers.

- Approach of computation involves a high degree of parallelism in vector operations. There are three approaches in having high degree of parallelism. These are :

1. Pipelined ALU
2. Parallel ALU
3. Parallel processor

→ 1. Pipelined ALU




Fig. 6.4.1 : Pipelined ALU

Concept of pipelining is extended to pipelined ALU. Floating point operations are complex. They can be broken into sub operations.

A floating point addition can be broken up into four stages: compare, shift, add and normalize.

When we decompose an operation into four stages, these stages can operate on different set of data concurrently. This is shown in Fig. 6.4.1. A vector number is presented to the first stage.

As the operation proceeds, four different sets of number will be operated on concurrently in the pipeline.

Input registers have been added to enhance pipeline operation. This keeps the pipelined ALU busy as the vector element can be fetched from input registers.

→ 2. Parallel ALU

Vector processing can be done with the help of multiple ALUs. These ALUs are in a single processor, under the control of single control unit. Data elements are routed to ALUs so that they can function in parallel.

As with pipelined organization, a parallel ALU organization is suitable for vector processing. The control unit routes vector elements to ALUs in round-robin fashion until all elements are processed.




Fig. 6.4.2 : Parallel ALUs for vector computation

→ 3. Parallel processor

Vector processing can be done using multiple processors. The main task is broken in sub tasks or multiple processes to be executed in parallel.

This technique requires complex operating system and parallelising compiler. Interaction latency is higher in multiple processor environment.

- Each process has its own control unit and may or may not have its local memory. In multiple processor, these processors may co-operate effectively to execute a task.

Ex. 6.4.1

Explain : (i) Vector Processing (ii) Vector Operations. Explain how matrix multiplication is carried out on a computer supporting Vector Computations.

Soln. :

(I) Vector processing

A vector is a set of scalar data items. All the items of a vector are of the same type. Vector processing involves arithmetic or logical operations on vectors.

Vector processing is faster and more efficient than scalar processing. Vector processing is often carried out by pipelined processors.

(II) Vector operations

1. Vector-vector instructions.
2. Vector-scalar instructions.
3. Vector-memory instructions.
4. Vector-reduction instructions.
5. Gather and scatter instructions.
6. Masking instructions.

☞ Multiplication of arrays (using systolic arrays)

Systolic processors can be designed to implement various complex arithmetic operations such as :

1. Matrix multiplication
2. Solution of linear equations
3. Matrix inversion

Let X and Y are two  $3 \times 3$  matrices

$$X = \begin{bmatrix} x_{11} & x_{12} & x_{13} \\ x_{21} & x_{22} & x_{23} \\ x_{31} & x_{32} & x_{33} \end{bmatrix} \quad Y = \begin{bmatrix} y_{11} & y_{12} & y_{13} \\ y_{21} & y_{22} & y_{23} \\ y_{31} & y_{32} & y_{33} \end{bmatrix}$$

Product of matrices X and Y gives the matrix Z

$$Z = XY$$

An element  $z_{ij}$  of the matrix Z is given by,

$$z_{ij} = \sum_{k=1}^a x_{ik} \times y_{kj}$$

A systolic array for matrix multiplication can be constructed from a cell (Fig. Ex. 6.4.1) that executes the following multiply-and-add operation.

$$z = z' + x \times y$$

Fig. Ex. 6.4.1 : A cell for  $x = z' + x \times y$ 

Each M cell has three inputs and three outputs.


Inputs :  $x, y, z'$ Outputs :  $x, y, z$ Where  $z = z' + x \times y$ 

Adjacency between cells is defined in three directions.

1. Horizontal

2. Vertical

3. Diagonal (45°)

Fig. Ex. 6.4.1(a) : Pipelined multiplication of two  $3 \times 3$  matrices using systolic arrays

- The input matrices are fed into the array in the horizontal and vertical directions.
- Three clock periods are needed in feeding the matrices.

To illustrate the operations of the matrix multiplier, we can consider the computation of  $z_{11}$ .

$$z_{11} = x_{11}y_{11} + x_{12}y_{21} + x_{13}y_{31}$$

- $x_{11}$  flows upwards through the cell a.

$y_{11}$  flows right through the cell a.

$x_{11}, y_{11}$  flows diagonally from the cell a to cell b.

- Cell b computes the value  $x_{11} y_{11}$  (from the cell a) +  $x_{12} y_{21}$  and sends it to the cell c.
- Cell c computes the value  $(x_{11} y_{11} + x_{12} y_{21})$  (from the cell b) +  $x_{13} y_{31}$
- Only 0 is added to  $x_{11} y_{11} + x_{12} y_{21} + x_{13} y_{31}$  in cells d and e.

#### 6.4.1 Issues in Vector Architecture

- As discussed earlier, the lengths of the vectors are most of the times different than the size of the vector registers.
- In case if the vector size is smaller than the vector register size, we can use the register of that length as the vector size.
- But in case if the vector size is greater than the size of the vector register size, the long vector is divided into small parts equal to the size of the vector registers. This is called strip-mining.
- The block of vector data in the memory that will be taken to the vector registers, forms a stride. It is easy to handle a single stride at a given time.
- Caches also handle the stride together and hence bringing the entire stride block together into the cache.
- For data that is not of one stride, special stride registers are used to load such data of the vector register.
- Another issue in Vector processors is the implementation of the cache.
- Many supercomputer using vector processors have no cache in the system because of various problems faced. Let us discuss these problems.

- Most of the vector programs have very huge data vectors. By the time a data will be used again by the processor, the data is already over-written by another part of the data from the main memory. This is because the cache size is smaller than the vector data size, or the multiple vectors required to perform the operation.
- Also as just seen, the data is stored in strides in case of vector data, if the stride size does not matches the cache line size then the required data and the available data in cache may be different.
- The huge number of banks i.e. interleaved memories have been a better solution to give the multiple data simultaneously without any miss.

- There are three types of misses in case of a cache viz. Compulsory miss, capacity miss and conflict miss. Compulsory misses are due to the initial loading of the data into the cache, which is definitely going to happen i.e. there is no solution to this.

The capacity miss is because of the overflow of the cache i.e. when the cache size is full. The solution to this is to have a huge size of cache memory. But as discussed earlier the vector data size is very huge, the cache size increase may not serve the purpose.

Cache size increase causes a very huge increase in the cost.

The conflict miss is when the two or more strides map into the same line of the cache. In such case there will be a conflict amongst which line must remain in the cache and hence result in a cache miss on every access if the two strides have to be accessed alternately.

Every miss in the cache results in a huge number of processor cycles to stall the processor and this is equivalent to the memory access time.

Some special types of mapping called as prime-mapped cache have shown some improvement in the performance of the vector processor systems.

The addresses to be generated for accessing this kind of cache can be done in parallel and also it takes shorter time for the address to be generated. Hence the penalty reduces and performance increases.

#### 6.4.2 Vector Performance Modelling

- There are two parameters to describe the performance of the vector processors, viz.
  - Asymptotic performance or the theoretical peak performance ( $r_m$ )
  - Half performance length ( $n_{1/2}$ )
- Theoretical peak performance is the maximum possible rate of computation that can be achieved by the processor and is expressed in FLOPS (Floating Point instructions per second).
- This parameter can be used to measure the performance of a single vector processor as well as multiple vector processors.
- For example, the  $r_m$  of a single Cray Y-MP processor is 167 MFLOPS and that of a 8-processor system of Cray Y-MP is 2.6 GFLOPS.

- The half performance length is as the name says is the vector length for which the performance is half the peak performance.

The performance of a vector processor depends on the vector start-up time and the pipeline depth. If these start-up time and pipeline depth keep on increasing, it becomes very difficult to attain the peak performance. So it is expected to reach atleast half the peak performance or the  $n_{1/2}$  value.

Besides these parameters the basic performance measure for any multiprocessor system is the same that is the speed up factor.

The speed up factor is given as the ratio of the execution time for one processor to that of the 'P' processors. It can also be said as the ratio of the speed of 'P' processors executing simultaneously to that of the single processor.

$$S_p = \frac{\text{Execution time using one processor}}{\text{Execution time using } P \text{ processors}}$$

The specialty of this performance parameter is that it considers the execution time and hence all the overhead of the parallel system are already taken into account.

A very important point to be considered is that the same program is not to be tested for the parallel processors and single processor. This is because the algorithm to perform a task on a single processor and parallel processors will be different.

Also when comparing the times required to execute the problem in single and parallel processor, the time to be considered on sequential processor must be the best algorithm time required.

Hence we can say the speed-up ratio can be given as:

$$S_p = \frac{\text{Execution time for the best serial algorithm on one processor}}{\text{Execution time for parallel algorithm on } P \text{ processors}}$$

#### 6.5 Vectorizers and Optimizers

- Vectorization is done by a vectorizer. Vectorizer is nothing but a vector compiler. It converts the high level language program into a object code and vector instructions that can be executed in parallel.
- Thus the compiled code of an high level language can be converted to a program for vector processor. Hence, we can also say the vectorizer as a post compiler tool.

- The performance depends on the vectorization ratio. Vectorization ratio depends on the number of loops that can be converted to vector instructions to be executed in parallel.
- The main job of a vectorizer is to identify the "Do" loops, that are SIMD in function so that they can be allocated simultaneously to the different functional units.
- This process is called a vectorization and a process of efficient allocation of the same is called as optimization.
- Vectorization and then the optimization of the code mainly affects the performance of the vector processor.

#### 6.5.1 Vectorization

- There are some important tasks that a vectorizer must be capable of performing. This list is given below :
  - Locate the "Do" loops and identify the flow of the operation in that loop.
  - Find out the loop variables and locate their independence.
  - Locate the sequence of operation and their precedence.
  - Finally, replace the loop with the vector instruction.

Also in some cases the size of the vector is not decided during the compilation of the program. It is known only during the execution of the program. For example :

Do i=1:N

a[i] = b[i] + c[i]

In this example the value of 'n' is not known to the compiler. It will be known to the system only on the execution of the program. There are two solutions to this as discussed earlier in section 6.4.1.

The first solution is strip mining if the vector size is greater than the register size. The other is stride, which is required when all the elements in the vector are not placed nearby in the memory.

The stride is the distance that separates the elements from each other in the vector stored in memory. This parameter helps getting the proper elements into the register, of the vector as required for a particular operation.

Let us see some examples of conversion of the code into the vector form.

#### Ex. 6.5.1

Convert the following code into vector form :

```
Do 10 i=1, N
 Load R1, X(i)
 Load R2, Y(i)
 Multiply R1,S
 Add R1,R2
 Store Z(i),R1
 10 Continue
```

#### Soln. :

This code can be interpreted as addition of two arrays in memory named as 'X' and 'Y'. The array 'X' is first multiplied by a constant 'C' and then added with the array 'Y'. Finally the result is stored in another array in the memory called as 'Z'. The vector instructions for this code can be written as shown below :

| Vector Instruction    | Comments                                                                                       |
|-----------------------|------------------------------------------------------------------------------------------------|
| M(x : x + N - 1) → V1 | Vector load from memory of the vector 'X'                                                      |
| M(y : y + N - 1) → V2 | Vector load from memory of the vector 'Y'                                                      |
| S × V1 → V1           | Multiply a scalar value 'S' with all the elements of vector V1                                 |
| V2 + V1 → V1          | Add the corresponding elements of the two vectors and store the result in one of those vectors |
| V2 → M(z : z + N - 1) | Store the result vector in the memory vector named 'Z'                                         |

Here, the letter 'M' indicates memory load or store instruction. 'x', 'y' and 'z' indicate the starting index of the vectors 'X', 'Y' and 'Z' respectively.

In the first two instruction the vector registers are loaded with the memory vectors namely 'X' and 'Y'. Here the first task is to load the entire vector into the processor's vector registers, unlike the scalar processor wherein the first element of the vectors will be brought into the processor, operated on and then corresponding result stores, similarly for next element of the vector and so on.

The third instruction multiplies each element of the vector with a scalar value. Finally the two vectors are added and the result stored in one of the vector registers in the processor.

After all the computations are done the result is stored back in to the memory from the vector register that was holding the result.

For simplicity the above program can be written in a single statement as shown below. This format is called as compound vector functions.

$$Z(i) = C \times X(i) + Y(i)$$

where the index 'I' in the expression indicates that the expression involves N' elements.

Here, the index 'I' indicates that the value of this index has to change from 1 to 'N'. Hence the constant 'C' has to be multiplied with each of the element of the vector X(I) and then the product is to be added with the corresponding element of the 'Y' vector.

Finally the result is to be stored in the vector 'Z'. Some of these common vector functions are given in the Table Ex.6.5.1. These functions are to perform various basic operations like add, multiply, divide, shift etc.

Table Ex. 6.5.1 : Standard vector instructions

| Sr. No. | 1-D Vector functions                          |
|---------|-----------------------------------------------|
| 1.      | V1(I) = V2(I) + V3(I) × V4(I)                 |
| 2.      | V1(I) = B(I) + C(I)                           |
| 3.      | A(I) = V1(I) × S + B(I)                       |
| 4.      | A(I) = V1(I) + C(I) + B(I)                    |
| 5.      | A(I) = B(I) × S + C(I)                        |
| 6.      | A(I) = B(I) + C(I) + D(I)                     |
| 7.      | A(I) = S × V1(I) × (Q × B(I) + C(I))          |
| 8.      | A(I) = B(I) × C(I) + V1(I) × D(I)             |
| 9.      | A(I) = V1(I) + (I/A(I) + 1/B(I)) + Log(V2(I)) |

In this table, V(I) and V1(I) are vector register A(I), B(I), C(I) and D(I) are vector stored in memory S and Q are scalar values.

#### Ex. 6.5.2

Do 10 I = 1,100,1  
10 C(I) = A(I + 2) + B(I + 3)

#### Soln. :

| Vector Instruction      | Comments                           |
|-------------------------|------------------------------------|
| M(a + 2 : a + 101) → V1 | Vector load operation of vector A. |

| Vector Instruction    | Comments                            |
|-----------------------|-------------------------------------|
| M(b : b + N - 1) → V2 | Vector load operation of vector B.  |
| V1 + V2 → V3          | Add the vector registers V1 and V2. |
| V3 → M(a : a + N - 1) | Vector store V3 in memory vector A. |

#### Ex. 6.5.3

Do 10 I = 1, N  
10 IF (L(I) . NE. 0) A(I : N) = A(I : N) + 1

#### Soln. :

$$C(1 : 100) = A(3 : 102) + B(4 : 103)$$

| Vector Instruction       | Comments                                                                                    |
|--------------------------|---------------------------------------------------------------------------------------------|
| M(a : a + N - 1) → V1    | Vector load operation of vector A.                                                          |
| (L(1).NE. 0) V1 = V1 + 1 | Add 1 to each element of the vector register V1, if the value of L(1) is not equal to zero. |
| V1 → M(a : a + N - 1)    | Vector store V1, back in memory vector A.                                                   |

#### Ex. 6.5.4

Do 20 I = 1, N  
20 A(I) = B(I) + C(I)

#### Soln. :

| Vector Instruction    | Comments                            |
|-----------------------|-------------------------------------|
| M(c : c + N - 1) → V1 | Vector load operation of vector C.  |
| M(b : b + N - 1) → V2 | Vector load operation of vector B.  |
| V1 + V2 → V3          | Add the vector registers V1 and V2. |
| V3 → M(a : a + N - 1) | Vector store V3 in memory vector A. |

#### Ex. 6.5.5

DIMENSION A(100), B(50), C(50)

C(1 : 50) = A(1 : 99 : 2)\* B(1 : 50) + A(1 : 99 : 2)\* C(1 : 50)

Obtain possible set of intermediate code and simplified code for vector processor.

| Vector Instruction                 | Comments                                                                                                                                                                                                                                                                                                                |
|------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| $M(a : a + 99 : 2) \rightarrow V1$ | Vector load operation of alternate elements of vector A. The 'a' indicates index of first element, $a+99$ , will obviously be the index of last element. The third argument i.e. 2, indicates that the vector is to be accessed in steps 2. Thus it will load the elements 1,3,5,...and so on it will load 50 elements. |
| $M(b : b + 49) \rightarrow V2$     | Vector load operation of vector B.                                                                                                                                                                                                                                                                                      |
| $M(c : c + 49) \rightarrow V3$     | Vector load operation of vector C.                                                                                                                                                                                                                                                                                      |
| $V1 \times V2 \rightarrow V2$      | Multiply the two vectors V1 and V2 and the result is stored in vector V2.                                                                                                                                                                                                                                               |
| $V1 \times V3 \rightarrow V3$      | Multiply the two vectors V1 and V3 and the result is stored in vector V3.                                                                                                                                                                                                                                               |
| $V2 + V3 \rightarrow V3$           | Sum of the two product vectors is stored in the vector V3.                                                                                                                                                                                                                                                              |
| $V3 \rightarrow M(c : c + 49)$     | Vector store V3 in memory vector C.                                                                                                                                                                                                                                                                                     |

This can also be written in simple manner using the compound vector function as shown below :

$$\begin{aligned} V1(I) &= A(I \times 2 - 1) \\ C(I) &= V1(I) \times B(I) + V1(I) \times C(I) \end{aligned}$$

#### Ex. 6.5.6

Explain implementation of following loop in conventional scalar processor and vector processor.

$$A(0) = X$$

$$\text{Do } 20 I = 1, N$$

$$20 A(I) = A(I-1) * B(I) + C(I+1)$$

#### Soln. :

The first statement i.e.  $A(0) = X$ , will be executed sequentially in vector processor. Hence for this instruction there is no time difference in case of a scalar or vector processor.

The next is a Do loop, which will be executed for 'N' times in a scalar processor, and hence the time taken is as required for 'N' operations given inside the loop i.e. 'N' multiplications and 'N' additions.

Besides this the element by element loading for the three vectors and the storage of one vector element by element will be required. Hence in the loop we will have three load operations, one multiply, one add and one store operation. All these six operations will be executed for 'N' times. This loop can be executed by the vector processor, by just one instruction to load all the elements of a vector.

Similarly the add and multiply operations can be done in a single instruction. All these operations will be done simultaneously, for example, all the additions will be done together by the multiple functional units in the ALU. Similarly for multiplications and load. Finally, once all the operations are done the resultant vector will also be stored together in a single instruction.

Hence the program will be executed without any branching, resulting in no branch penalty. Also all the ALU operations will be performed simultaneously and hence further saving of time. Let us see the vector instructions to perform the above task.

| Vector Instruction                    | Comments                                                                                       |
|---------------------------------------|------------------------------------------------------------------------------------------------|
| $X \rightarrow A(0)$                  | Store the constant 'X' in the vector 'A' as its first element.                                 |
| $M(a : a + N) \rightarrow V1$         | Vector load operation of vector A starting from index 0.                                       |
| $M(b : b + N - 1) \rightarrow V2$     | Vector load operation of vector B.                                                             |
| $M(c + 1 : c + N - 2) \rightarrow V3$ | Vector load operation of vector C.                                                             |
| $V1 \times V2 \rightarrow V2$         | Multiply the two vectors V1 and V2 and the result is stored in vector V2.                      |
| $V2 + V3 \rightarrow V1$              | Add the two vectors V2 (result of previous step) and V3 and the result is stored in vector V1. |
| $V3 \rightarrow M(a : a + N)$         | Vector store V3 in memory vector A.                                                            |

Explain implementation of following loop in conventional scalar processor and vector processor.

$$\text{Do } 10 I = 1 : N$$

$$A(I) = B(I) + C(I)$$

$$B(I) = 2 * A(I + 1)$$

10 Continue

Soln. : The Do loop will be executed for 'N' times in a scalar processor, and hence the time taken is as required for 'N' operations given inside the loop i.e. 'N' multiplications and 'N' additions. Besides this the element by element loading for the three vectors and the storage of one vector element by element will be required. Hence in the loop we will have three load operations, one multiply, one add and one store operation. All these six operations will be executed for 'N' times.

This loop can be executed by the vector processor, by just one instruction to load all the elements of a vector. Similarly the add and multiply operations can be done in a single instruction. All these operations will be done simultaneously, for example, all the additions will be done together by the multiple functional units in the ALU. Similarly for multiplications and load.

Finally, once all the operations are done the resultant vector will also be stored together in a single instruction. Hence the program will be executed without any branching, resulting in no branch penalty. Also all the ALU operations will be performed simultaneously and hence further saving of time. Let us see the vector instructions to perform the above task.

| Vector Instruction                    | Comments                                                                                                      |
|---------------------------------------|---------------------------------------------------------------------------------------------------------------|
| $M(a : a + N - 1) \rightarrow V1$     | Vector load operation of vector A                                                                             |
| $M(b : b + N - 1) \rightarrow V2$     | Vector load operation of vector B                                                                             |
| $M(c : c + N - 1) \rightarrow V3$     | Vector load operation of vector C                                                                             |
| $M(a + 1 : a + N - 1) \rightarrow V4$ | Vector load operation of vector A from 2nd element                                                            |
| $V2 + V3 \rightarrow V1$              | Add the two vectors V3 and V2 and the result is stored in vector V1.                                          |
| $V4 \times 2 \rightarrow V2$          | Multiply the scalar quantity 2 to each of the element of the vector V4 and the result is stored in vector V2. |
| $V1 \rightarrow M(a : a + N - 1)$     | Vector store V1 in memory vector A                                                                            |
| $V2 \rightarrow M(b : b + N - 1)$     | Vector store V2 in memory vector B                                                                            |

#### 6.5.2 Optimization

Optimization as discussed earlier is the process of efficient allocation of the vectors. There are various methods of optimization, which are broadly classified as General optimization, extended optimization and vector-extended optimization. Fig. 6.5.1 shows this classification chart.




Fig. 6.5.1 : Classification of different types of optimization

Let us discuss these types of optimization in detail.

**6.5.2.1 Redundant Expression Elimination**

As the name says, the redundant expressions are eliminated from the code. This reduces not only the number of operations for the functional units but also removes the memory accesses.


**6.6 Array Processor**

Fig. 6.6.1 : Configuration of SIMD array processor

- An array processor is similar to a multiple ALU processor. It has an array of multiple Processing Elements (PEs).
- These processing element work under the supervision of one control unit. An array processor can handle multiple data streams and this is reason that it is known as SIMD processors.
- The control unit has its own memory for storage of programs. User program is loaded inside the CU memory. Scalar instructions are executed locally by CU, whereas vector instructions are executed with the help of array processor.
- A vector instruction is broadcasted to all PEs and vector elements are distributed to the memory elements. Memory elements are connected to PEs through an alignment network. PEs operate in parallel to perform a vector operation.

Before seeing the differences between the array processors and vector processors, let us see the similarities between the two processors.

The basic principle of both array processor and the vector processor is that they operate on the SIMD system i.e. single instruction on multiple data.

- Both of them use the data parallelism and are designed to perform the operation on the same type of problems.
- Let us see the differences between the two types of processor.

| Sr. No. | Vector Processor                                                                                                 | Array Processor                                                                                                                                |
|---------|------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------|
| 1.      | In this case parallelism is achieved by multiple functional units in the ALU.                                    | In case of array processor, parallelism is achieved by multiple processing elements or multiple ALUs.                                          |
| 2.      | Besides multiple functional units in the ALU, parallelism is also achieved by pipelining these functional units. | Here, no pipelining of processing elements or functional units is done.                                                                        |
| 3.      | The functional units need not communicate amongst themselves.                                                    | The processing elements need to communicate among each other.                                                                                  |
| 4.      | At a time only single data can be accessed between the processor and memory.                                     | There are multiple data streams to access the data between the processor and memory.                                                           |
| 5.      | All the data is accessed from the memory which is shared by all the functional units of the processor.           | Here communication among multiple processing elements is done by either shared memory or direct communication between the processing elements. |

**6.7 Parallel Algorithms for Array Processors**

As seen the array processors can operate on an array of data simultaneously and hence provide parallel processing. Let us see some algorithms implemented on array processor.

**6.7.1 Scan Algorithms**

These algorithms are as the name says that scan an array and perform the required operation. We will see the various applications of these scanning algorithms in the following sections.

**6.7.1.1 Adding a Set of Elements of an Array**

If we want to add a set of elements in an array on a single processor system, then it will take us  $O(n)$  time. The same thing can be ideally done on an array processor in  $O(n/p)$  time.

Since there are 'p' processors, each processor working on one element of the 'n' sized array simultaneously, the time required will be  $1/p$  of what it is required on a single processor. A code to perform this operation of a array processors can be as given below:

```
total = segment[0]; //each processor takes the first
//element in its segment as the initial
//total for(i = 1; i < segmentLength; i++)
{
 total += segment[i]; //all the remaining elements of
 //the segment given to a processor are
 //added and stored in the variable total
}
if(pid > 0) //for all the processors except for the
//processor '0', send their
//individual total to the processor '0'
{
 send(0, total);
}
else
{
 for(int k = 1; k < procs; k++) //for processor '0' receive
 //the total from each processor and add them.
 {
 Total += receive(k);
 }
}
```

In this program the variable "pid" is used to indicate the processor number or the identity of the processor number. The variable "procs" is the total number of processors in the parallel processing system.

The method or the function send() is used to send a value to another processor. The parameters passed with this function are the "pid" of the processor to whom the value is to be passed and the value to be passed.

Each processor is given a section of array to operate on called as "segment". The numbers written outside the circles are the "pid" in Fig. 6.7.1. Also in this Fig. 6.7.1, the elements of the arrays are taken as a, b, c and so on. And each array is given two elements of the array i.e. the segment size is two elements.

Initially the variable "total" is initialized to first element of the segment in each processor.

Then each processing element adds the elements in its segment (a part of the total array) using the first "for" loop seen in the program. The time taken for this is  $O(n/p)$  time, as expected by us. But then each processor has to forward its total to the processor "zero". This will require extra time for  $p - 1$  transfers and their additions in the processor '0'. This is done in the second "for" loop and it will require  $O(p)$  time. Thus, the total time taken is  $O(n/p + p)$  i.e. more than what was expected. A diagrammatic representation of this method is shown in the Fig. 6.7.1.




Fig. 6.7.1 : A method for parallel scan

Hence you will notice that the time for communication is much more than the time for actual computation. In this case the first "for" loop is for computation and the second "for" loop is for communication.

The first part i.e. the computation will take very less time as 'p' processors are working together, but the next "for" loop requires a lot of time. The second loop i.e. for communication, although for each processor is done simultaneously, but the processor '0' cannot accept or receive messages simultaneously.

This process of message receiving is done as one by one. For a small array, where the value of 'p' is small this time required for communication is not an issue. But for long arrays with huge value of 'p', the extra time is definitely a big concern.




Fig. 6.7.2

Let us see another implementation to avoid the second loop. Fig. 6.7.2 shows how we can reduce the time required for communication. Here each alternate processor takes the elements from the next processor, and adds them. Then in the next time unit, four alternate processors add, then eight alternate processors and so on.

Thus in the example shown in Fig. 6.7.2 which has the array of 4 processors, after adding the elements in the individual segments, the processors '0' and '2' perform the partial additions of the total from processors '0' with '1' and '2' with '3' respectively. In the next round the processor '0' performs the addition of the total from the processor '0' with '2'. Let us see the code for implementation of this logic.

```

for(int i=0; i<segment[0]; //each processor takes the first
 element in its segment as the
 sum = 1; i<segment.length; i++)
{
 total += segment[i]; //all the remaining elements
 of the segment given to a processor
 // are added and stored in the variable total
}

for(int k = 1; k < proc; k += 2) // 'k' is always multiplied
 by 2, hence its values will be 0,2,4,6
 //and so on. This is done so that
 //we can select the processors
 //at these intervals for performing the
 //addition operation as
 //discussed above

if((pid & k) != 0) //processors that are not supposed to
 add in a given round
 // are supposed to send their total and break,
 because there after
 // they are not involved in the further rounds
{
 send(pid - k, total);
 break;
}
else if((pid + k < p) // For processors that are still a
 multiple of 'k' are supposed
 // to add their own total with that of the
 total received by them
 // from their total += receive(pid + k);
 neighbour processor
}
}
}

```

This algorithm will take  $O(n/p + \log p)$  time, which is much better compared to the previous algorithm. Here the communication time is  $O(\log p)$ , where  $p$  is the number of processors.

In our case, since there are 4 processors the time for communication is just 2. In case of huge arrays, this algorithm can give high performance.

We have seen in these algorithms how parallel addition is done in array processor and hence increase the speed of operation. All operations that follow the law of associativity can use this algorithm, for example, multiplication, finding minimum or maximum value from an array etc.

#### Syllabus Topic : Multithreaded Processor

##### 6.8 Multi-threading

**Q:** Write a short note on multithreaded processor. (5 Marks)

- This is another very important feature supported by many Operating Systems (OS) that allows multiple threads or processes to be executed by the processor simultaneously on a time sharing basis.
- This also sometimes gives parallel processing and hence increasing the speed; especially because a task may be waiting for an operation to be completed and this time can be utilized by another task or thread.

#### Syllabus Topic : Out-Of-Order Execution

##### 6.8.1 Dynamic Instruction Scheduling (or) Out-Of-Order (OOO) Execution

**Q:** Explain how out-of-order execution of instructions works. (5 Marks)

**Q:** Write short note on speculative execution. (5 Marks)

- This is another interesting and very widely used technique because of the speed up given by it. It is used in Pentium IV processor.
- Here the execution of the instructions of a program is done out-of-order i.e. not in the sequence as the instructions were written by the programmer. As and when the resources of an instruction is available, the execution of that instruction is done. If, for an instruction the resources are not available, it is kept in waiting state and the further instructions whose resources are available will be executed.
- But, you would think that this approach will have a problem. The logic implemented by the programmer will not be followed properly i.e. wrong sequence of instructions will be executed. The answer to this is that,

although the instructions are executed out-of-order, but the 'write-back' is done in order, and hence the final result of the program is in sequence.

- The compiler is designed in such a way that, while translating from high-level language to machine language program, it detects the data dependencies and re-orders the instructions.
- If necessary to delay the loading of the conflicting data it inserts No-Operation instruction (NOP).

#### Syllabus Topic : Speculative Execution

##### 6.8.2 Speculative Loading

- This is a process implemented in EPIC processors discussed in chapter 1. In this case the data is brought from the memory, well before it is needed.
- The compiler indicates the data that will be required in the later parts of the program and the corresponding data is brought and kept in the processor.
- This removes the latency of memory accesses required for the data to be brought from the memory.
- As the data required later is speculated and brought in advance it is called as speculative loading of data.

Multithreaded system is one that can make Massively Parallel Processor (MPP) system. There are various other architectures that are also capable of developing MPP. The major research in this area is on the latency hiding techniques. We will see these techniques in the next section. We will also see the principles and architecture of multithreaded architectures.

#### 6.9 Latency Hiding Techniques

Latency means extra time or the time delay. The extra time is required to access the memory because the memories are comparatively slower than the processors is one major cause of latency. Also in a multiprocessor system many a times we have shared memory which has more latency. Hence it is necessary to either reduce this latency or atleast hide it from the processor. There are various latency hiding mechanisms we will be studying in this section. They are as listed below :

1. Pre-fetching technique i.e. bringing the instructions and the data before they are actually needed. Hence reducing the memory access time, or hiding the latency from the processors.

Here, if another processor modifies the memory location that initializes the reference or pointer during the delay between the pre-fetch of this address and the actual initialization of the reference (i.e. register pointer), then the pointer reference will be initialized with wrong value and hence wrong data will be accessed.

2. This will also be true if the data that may not be a reference or pointer, but is pre-fetched before the actual execution of that instruction. Similar to the above case if that data is modified by another processor before the actual execution of this data then there will be a wrong operation i.e. a stale data (old data) will be considered instead of the most updated version of the data.

2. Multiple coherent caches that will reduce the cache misses.
3. Relaxed memory consistency models that allow buffering as well as pipelined access for memory accesses.
4. Multiple context support processors that allow switching from one context to another whenever the first one has a long latency. This one is nothing but multithreading.

We will see the first three in the subsections in this section, while the fourth one in the next section.

#### 6.9.1 Pre-fetching Techniques

This method of data hiding brings the data and instructions before they are needed by the execution unit of the processor. But for this technique it is necessary to have a knowledge of the data and instructions that will be expected by the processor. Pre-fetching can be classified in two manners. The first classification is bounded and non-bounded pre-fetching. Another classification is on the control of this pre-fetching i.e. whether the control is hardware or software. We will see all these methods in the sub sections.

##### 6.9.1.1 Bounded and Non-bounded Pre-fetching

In this case as the name says there is some binding between the pre-fetching. For example, if an instruction accesses a data from a memory location whose address is given by a register pointer. And this register pointer is initialized in one of the instruction. This address or pointer is also to be pre-fetched.

Here, if another processor modifies the memory location that initializes the reference or pointer during the delay between the pre-fetch of this address and the actual initialization of the reference (i.e. register pointer), then the pointer reference will be initialized with wrong value and hence wrong data will be accessed.

Here, if another processor modifies the memory location that initializes the reference or pointer during the delay between the pre-fetch of this address and the actual initialization of the reference (i.e. register pointer), then the pointer reference will be initialized with wrong value and hence wrong data will be accessed.

- A major disadvantage in such cases i.e. bounded pre-fetching, is getting a stale data.
- In this case also the data is brought into the processor before the actual execution of the instruction i.e. the data is pre-fetched. But another major care taken here to avoid the disadvantage of the bounded pre-fetching is that the cache coherency protocol keeps an eye on this data.
- Thus if another processor alters the value of this memory location which is pre-fetched, the cache coherency protocol monitors this and also updates the pre-fetched data by the processor. This totally removes the problem of stale data being pre-fetched.

#### 6.9.1.2 Hardware and Software Controlled Pre-fetching

- Hardware controlled pre-fetch is automatic hardware system that fetches the instructions and data automatically into the cache based on the principles of locality of reference.
- But this type of pre-fetch has the limitation i.e. the data and instructions fetched are wrong in case of a branching.
- In case of software controlled pre-fetching there are instructions that are given to the processor to fetch the data in advance, so as to keep the buses occupied during the execution of ALU instructions.
- We know that most of the processors have pipelining implemented in them. In such cases, many a times the buses of the processor are free while the internal operations are carried out by the ALU and the internal cache.
- As we know principles of locality of reference assure 90% of the accesses from the cache memory. This makes the system bus free for most of the time, hence if the instructions are given for pre-fetching the data that will be required later, the operations will be faster.
- An important thing for software pre-fetching is that the processor must have instructions to support the instructions for pre-fetching.
- There must be special instructions in the instruction set of such processors, that allow pre-fetching. This can be said to be a disadvantage of software controlled pre-fetching i.e. the extra instructions and the circuit implementation for the same inside the processor or the overhead included in adding these instructions.




Fig. 6.9.1 : SCI cache coherence protocol

- In each processor cache there is a directory for the local or private data and a separate directory for the shared data. There are additional bits in the tag for each address to indicate the CPU. Hence, one can say that there is a doubly linked list maintained.
- Whenever a data is required by suppose CPU\_A in the Fig. 6.9.1, it checks for the availability of this data in the caches of the other three processors besides its own cache. If it doesn't get this data then it accesses it from the main memory.
- All other processors maintain the presence of this data in their coherent cache directories. Now if another processor requires the same data, it need not access the memory, instead it will be available from the cache as indicated in the coherent cache directory.

#### Syllabus Topic : VLIW

#### 6.10 VLIW Processors

**Q. Explain VLIW computing. (5 Marks)**

VLIW (Very Long Instruction Word) has around 256 to 1024 bits per instruction. It is a combination of horizontal micro-coding and superscalar. It also has a large register file.

##### 6.10.1 Horizontal vs. Vertical Micro-coding


VLIW processor uses horizontal micro-coding. Let us understand how the horizontal micro-coding is different from vertical micro-coding.

| Sr. No. | Vertical Programming                                      | Horizontal Programming                        |
|---------|-----------------------------------------------------------|-----------------------------------------------|
| 1.      | Decodes the instructions one by one as they are available | All the instructions are given simultaneously |
| 2.      | This is comparatively slower.                             | This is comparatively faster                  |
| 3.      | Less no. of bits for each instruction are used            | More no. of bits for each instruction         |
| 4.      | Low degree of parallelism                                 | High degree of parallelism                    |

##### 6.10.2 VLIW Instruction and Pipelining

- The instruction format and the pipelining of VLIW processors is as shown in Fig. 6.10.1.

(a) A typical VLIW processor and instruction format

(b) VLIW execution with degree m = 3  
Fig. 6.10.1 : Instruction structure and pipelining of VLIW processors

##### 6.10.3 VLIW Processor Structure

- To perform multiple operations in a single execution stage, we need to have separate units to perform each of these operations.
- To perform the different operations like floating point add, multiply, branching, integer ALU etc., we need separate units for each of these operations this is shown in the Fig. 6.10.2.
- Fig. 6.10.2 shows the architecture of a typical VLIW processor with all the above mentioned units that can follow the instruction format and pipelining given in the Fig. 6.10.1.




Fig. 6.10.2 : Typical VLIW architecture

The special characteristic of a traditional VLIW Processor is that the instruction has multiple operations. The multiple operations given in the instruction are independent operations and have no flow dependences between these operations.

#### Advantages

- (a) No runtime dependence checks against previously or simultaneously issued operations.
- (b) No runtime scheduling decisions.
- (c) No need for register renaming.

#### Disadvantages

- (a) No tolerance for any difference in the types of functional units.
- (b) No object code compatibility.

In Superscalar and VLIW processors, more than a single instruction can be issued to the execution units per cycle.

- Superscalar machines are able to dynamically issue multiple instructions each clock cycle from a conventional linear instruction stream.
- VLIW processors use a long instruction word that contains a usually fixed number of instructions that are fetched, decoded, issued, and executed synchronously.
- Hence, Superscalar has dynamic issue, while VLIW has static issue.

#### Syllabus Topic : Data Flow Computing


### 6.11 Data Flow Computers

#### Q. Explain Data flow computing. (5 Marks)

- A data flow computer has the instructions executed according to the availability of data.
- Any instruction should be ready for execution whenever the data is available. Instruction execution is independent of the physical location of that instruction in the program memory.
- Since the instructions need not be ordered in the sequence of execution, there is no need of the Program Counter (PC). The control-flow computers use shared memory to store the data and program, which may cause errors in other instruction or data while executing a particular instruction.
- In case of data flow computers, there is no need of shared memory as the instructions are stored in the instruction itself. Hence there are no problems related to the shared memory.

6.11.1 Data Flow Graphs

Data flow graphs are used to represent programs for data driven computations. An example of data flow graph to perform the operation  $z = (x - y) * 5$ , is shown in Fig. 6.11.1.

Fig. 6.11.1 : Data flow graph of  $z = (x - y) * 5$ 

As shown in the Fig. 6.11.1, the inputs  $x$  and  $y$  are given to the subtract instruction. When the result operand is ready, the instruction for multiplication is being executed.

The template implementation of the above data flow graph can be shown as in Fig. 6.11.2.






Fig. 6.11.2 : Template implementation

#### 6.11.2 Static Dataflow

It combines control and data into a template like a reservation station, except that they are held in memory. They can inhibit parallelism among loop iterations and also re-use of template.



(a) Block diagram of static dataflow computer



(b) op-code structure

Fig. 6.11.3

The block diagram of the static dataflow computer is shown in Fig. 6.11.3(a). The different blocks of the same are explained below.


- 1. **Instruction Queue :** When the instruction becomes ready for execution, the address of the activity template is entered in the instruction queue. Each activity template has unique address.
- 2. **Fetch and Update Units :** Instruction fetching and data accessing operations are performed by fetch and update units.
- 3. **Operation Unit :** The specified operation is performed by the operation unit. The generated result is passed to each destination field in the template.
- 4. **Activity store :** This stores the activity templates.
- The Fig. 6.11.3(b) shows the structure of an op-code. The op-code has the operands and the corresponding presence bits to indicate if the operands are presented (ready) or not.
- As shown in Fig. 6.11.3(b), an instruction consists of op-code, operands and their presence bits and the destinations of the result. Thus when an instruction is executed, all those instruction's operand fields are updated which are the destination for the executed instruction.
- Also, the corresponding presence bits are set, to indicate if the operands are available or not.
- The fetch unit fetches the instruction from the instruction queue. If the instruction has both the presence bit set, it is forwarded to operation unit. If the operands are not ready (i.e. presence bit is clear), the instruction is given back to the queue.
- The operation unit operates on the instructions whose operands are available and then forwards it to the update unit. The update unit, updates those instruction's operand fields which are the destination for the executed instruction.

#### 6.11.3 Dynamic Dataflow

- Dynamic dataflow computers have separate data tokens and control. It has a tagged token i.e. a labeled packet of information.
- The data token is tagged with the context descriptor and is then called as a tagged token.
- The tagging is achieved by attaching a label with each token. The label identifies the context of that token.
- This allows multiple iterations to be simultaneously active with shared control (instruction) and separate data tokens. A data token can carry a loop iteration number.

- The operation can be described as below :
- 1. Match token's tags in matching store via associative search. If match not found, make entry and wait for partner. This requires large associative search to match tags.
- 2. When there is a match, fetch corresponding instruction from program memory and execute instruction.

The block diagram and the op-code structure of the dynamic dataflow computer is shown in Fig. 6.11.4.

(b) Op-code structure  
Fig. 6.11.4

#### Advantages

1. No program counter
2. Data-driven
3. Execution inhibited only by true data dependences
4. Stateless / side-effect free
5. Further enhances parallelism

#### Disadvantages

1. No program counter leads to very long fetch/execute latency
2. Spatial locality in instruction-fetch is hard to exploit
3. Requires matching (Example, via associative compares)
4. No shared data structures
5. No pointers into data structures (implies state)

**Syllabus Topic : Introduction to Multi-core Processor Architecture****6.12 Comparative Study of Multi-core Processors i3, i5 and i7**

(5 Marks)

- Q.** Compare i3 and i5 multi-core processors.

The second generation microprocessors of the Intel core i3, i5 and i7 processors are the ones we normally see in the computers today. The comparison of the same is given in the Table 6.12.1.

Table 6.12.1 : Comparison of i3, i5 and i7 processors

| Sp. No. | Feature                        | i3                                  | i5                                         | i7                                                    | i7 Extreme                                     |
|---------|--------------------------------|-------------------------------------|--------------------------------------------|-------------------------------------------------------|------------------------------------------------|
| 1.      | Number of cores                | 2 for desktop as well as for laptop | 4 for Desktop<br>2 for Laptop              | 4 or 6 for Desktop<br>2 or 4 for Laptop               | 6 for desktop<br>4 for mobile                  |
| 2.      | Processing threads             | 4 for desktop as well as laptop     | 8 threads for desktop 4 threads for Laptop | 8 or 12 threads for desktop 4 or 8 threads for laptop | 12 threads for Desktop<br>8 threads for laptop |
| 3.      | Maximum base clock frequency   | 3.4GHz                              | 3.4GHz                                     | 3.2GHz                                                | 3.3GHz                                         |
| 4.      | Maximum turbo boost frequency  | Not Applicable                      | 3.8GHz                                     | 3.8GHz                                                | 3.9GHz                                         |
| 5.      | Maximum smart cache size       | 3MB                                 | 6MB                                        | 12MB                                                  | 15MB                                           |
| 6.      | Intel turbo boost 2.0          | Not present                         | Present                                    | Present                                               | Present                                        |
| 7.      | Intel Hyperthreading           | Present                             | Present only in Laptop processors          | Present                                               | Present                                        |
| 8.      | Best Desktop processor         | Intel Core i3-2130 (3.4GHz, 3MB)    | Intel Core i5-2550K (3.4GHz, 6MB)          | Intel Core i7-3930 (3.2GHz, 12MB)                     | Intel Core i7-3960 (3.3GHz, 15MB)              |
| 9.      | Best Mobile (Laptop) processor | Intel Core i3-2370 (2.4GHz, 3MB)    | Intel Core i5-2540M (2.6GHz, 3MB)          | Intel Core i7-2860 (2.5GHz, 8MB)                      | Intel Core i7-2960XM (2.7GHz, 8MB)             |

**6.13 Exam Pack (University and Review Questions)****Syllabus Topic : Flynn's Classifications**

- Q.** Name the Flynn's classification of parallel processing systems.  
*(Ans. : Refer section 6.2) (May 2014, 3 Marks)*
- Q.** List the Flynn's Classification of Parallel Processing Systems.  
*(Ans. : Refer section 6.2) (May 2015, 3 Marks)*
- Q.** Explain Flynn's classification.  
*(Ans. : Refer section 6.2) (Dec. 2015, 10 Marks)*
- Q.** Explain Flynn's classification in detail.  
*(Ans. : Refer section 6.2) (May 2016, 10 Marks)*
- Q.** Explain Flynn's Classification.  
*(Ans. : Refer section 6.2) (Dec. 2016, 5 Marks)*
- Q.** Explain Flynn's classification.  
*(Ans. : Refer section 6.2) (May 2017, 10 Marks)*
- Q.** Write a short note on Flynn's classification of parallel computing.  
*(Ans. : Refer section 6.2) (5 Marks)*

**Syllabus Topic : Concepts of superscalar architecture**

- Q.** Write a short note on Superscalar architecture.  
*(Ans. : Refer section 6.3) (5 Marks)*

**Syllabus Topic : Multithreaded processor**

- Q.** Write a short note on multithreaded processor.  
*(Ans. : Refer section 6.8) (5 Marks)*

**Syllabus Topic : Out-Of-Order Execution**

- Q.** Explain how out-of-order execution of instructions works.  
*(Ans. : Refer section 6.8.1) (5 Marks)*

**Syllabus Topic : Introduction to Multi-core processor architecture**

- Q.** Write short note on speculative execution.  
*(Ans. : Refer section 6.8.1) (5 Marks)*

**Syllabus Topic : VLIW**

- Q.** Explain VLIW computing.  
*(Ans. : Refer section 6.10) (5 Marks)*

**Syllabus Topic : Data flow computing**

- Q.** Explain Data flow computing.  
*(Ans. : Refer section 6.11) (5 Marks)*

**Syllabus Topic : Introduction to Multi-core processor architecture**

- Q.** Compare i3 and i5 multi-core processors.  
*(Ans. : Refer section 6.12) (5 Marks)*