

Low Level Synthesis: Mini-Tasks Round 1 June 17, 2026

Students:

Amey Wankhede

Tutors:

M.Sc. Katharina Schultheis

Prof. Dr.-Ing Christian Hochberger

1 Basis

A set of benchmarks in BLIF is provided. For comparing the equivalence of two functions, the tool ABC¹ can be used.

2 Task

Implement the logic minimization algorithm ESPRESSO. The program has to be able to read Boolean functions from BLIF files. The algorithm should be realized including the following steps:

- Compute function complement
- Reduce
- Expand (including heuristic for sequence of implicants and **optionally** sequence of literals)

The resulting functions should again be written as BLIF files. It is required to use Java/Kotlin as a programming language. Internally, the Positional Cube Notation can be realized using Int Arrays.

To evaluate the implementation, the equivalence of the input and output functions should be verified using ABC. Furthermore, the quality of the implementation should be evaluated by comparing your results with the reference results regarding the number of cubes.

3 Literature

The introduction to ESPRESSO in the lecture is similar to the presentation in *Synthesis and Optimization of Digital Circuits*². Furthermore, *Logic Minimization Algorithms for VLSI Synthesis*³ is recommended for a more detailed explanation. A documentation of ABC can be found online⁴.

4 Formality

A short report (4-10 pages) should be written as explained in the presentation of the mini tasks. A hand in is expected including all files, evaluation and test data, the report as well as other relevant documents. Moreover, a presentation of 10 minutes should be given.

¹executables of ABC can be found in Moodle, for the source see: <https://github.com/berkeley-abc/abc>

²DE MICHELI, Giovanni, 1994. Synthesis and optimization of digital circuits

³BRAYTON, Robert King, 1984. Logic minimization algorithms for VLSI synthesis

⁴<https://people.eecs.berkeley.edu/~alanmi/abc/>