

# SystemRDL v1.0 A specification for a Register Description Language

March 2009

#### **Notices**

**The SystemRDL 1.0 Standard** was transferred to Accellera upon the merger of The SPIRIT Consortium with Accellera Organization in 2010. The terms of use set forth in this "Notices" section are the governing terms and supersede all previous terms and apply to all sections of this specification including the documentation, examples, and grammar.

Accellera Systems Initiative Standards documents are developed within Accellera Systems Initiative and the Technical Committees and Working Groups of Accellera Systems Initiative, Inc. Accellera Systems Initiative develops its standards through a consensus development process, approved by its members and board of directors, which brings together volunteers representing varied viewpoints and interests to achieve the final product. Volunteers are not necessarily members of Accellera and serve without compensation. While Accellera Systems Initiative administers the process and establishes rules to promote fairness in the consensus development process, Accellera Systems Initiative does not independently evaluate, test, or verify the accuracy of any of the information contained in its standards.

Use of an Accellera Systems Initiative Standard is wholly voluntary. Accellera Systems Initiative disclaims liability for any personal injury, property or other damage, of any nature whatsoever, whether special, indirect, consequential, or compensatory, directly or indirectly resulting from the publication, use of, or reliance upon this, or any other Accellera Systems Initiative Standard document.

Accellera Systems Initiative does not warrant or represent the accuracy or content of the material contained herein, and expressly disclaims any express or implied warranty, including any implied warranty of merchantability or suitability for a specific purpose, or that the use of the material contained herein is free from patent infringement. Accellera Systems Initiative Standards documents are supplied "AS IS."

The existence of an Accellera Systems Initiative Standard does not imply that there are no other ways to produce, test, measure, purchase, market, or provide other goods and services related to the scope of an Accellera Systems Initiative Standard. Furthermore, the viewpoint expressed at the time a standard is approved and issued is subject to change due to developments in the state of the art and comments received from users of the standard. Every Accellera Systems Initiative Standard is subjected to review periodically for revision and update. Users are cautioned to check to determine that they have the latest edition of any Accellera Systems Initiative Standard.

In publishing and making this document available, Accellera Systems Initiative is not suggesting or rendering professional or other services for, or on behalf of, any person or entity. Nor is Accellera Systems Initiative undertaking to perform any duty owed by any other person or entity to another. Any person utilizing this, and any other Accellera Systems Initiative Standards document, should rely upon the advice of a competent professional in determining the exercise of reasonable care in any given circumstances.

Interpretations: Occasionally questions may arise regarding the meaning of portions of standards as they relate to specific applications. When the need for interpretations is brought to the attention of Accellera Systems Initiative, Accellera Systems Initiative will initiate reasonable action to prepare appropriate responses. Since Accellera Systems Initiative Standards represent a consensus of concerned interests, it is important to ensure that any interpretation has also received the concurrence of a balance of interests. For this reason, Accellera Systems Initiative and the members of its Technical Committees and Working Groups are not able to provide an instant response to interpretation requests except in those cases where the matter has previously received formal consideration.

Comments for revision of Accellera Systems Initiative Standards are welcome from any interested party, regardless of membership affiliation with Accellera Systems Initiative. Suggestions for changes in documents should be in the form of a proposed change of text, together with appropriate supporting comments. Comments on standards and requests for interpretations should be addressed to:

Accellera Systems Initiative 1370 Trancas Street #163

Napa, CA 94558 USA

Note: Attention is called to the possibility that implementation of this standard may require use of subject matter covered by patent rights. By publication of this standard, no position is taken with respect to the existence or validity of any patent rights in connection therewith. Accellera Systems Initiative shall not be responsible for identifying patents for which a license may be required by an Accellera Systems Initiative standard or for conducting inquiries into the legal validity or scope of those patents that are brought to its attention.

Accellera Systems Initiative is the sole entity that may authorize the use of Accellera Systems Initiative -owned certification marks and/or trademarks to indicate compliance with the materials set forth herein.

Authorization to photocopy portions of any individual standard for internal or personal use must be granted by Accellera Systems Initiative Inc., provided that permission is obtained from and any required fee, if any, is paid to Accellera Systems Initiative. To arrange for authorization please contact Lynn Bannister, Accellera Systems Initiative, 1370 Trancas Street #163, Napa, CA 94558, phone (707) 251-9977, e-mail lynn@accellera.org. Permission to photocopy portions of any individual standard for educational classroom use can also be obtained from Accellera Systems Initiative.

Suggestions for improvements to the SystemRDL 1.0 Standard are welcome. They should be sent to the group's email Reflector:

systemrdl-chair@lists.accellera.org

The current Working Group web page is:

www.accellera.org/activities/committees/systemrdl

# SystemRDL v1.0: A specification for a Register Description Language

Prepared by the

Register Description Working Group of The SPIRIT Consortium

Copyright © 2007-2009 by The Spirit Consortium. 1370 Trancas Street #184, Napa, CA 94558 All rights reserved.



**Abstract:** Information about the registers in a circuit design is required throughout its lifetime, from initial architectural specification, through creation of an HDL description, verification of the design, post-silicon testing, to deployment of the circuit. A consistent and accurate description of the registers is necessary so the registers specified by the architects and the registers programmed by the users of the final product are the same. SystemRDL is a language for describing registers in circuit designs. SystemRDL descriptions are used as inputs to software tools that generate circuit logic, test programs, printed documentation, and other register artifacts. Generating all of these from a single source ensures their consistency and accuracy. The description of a register may correspond to a register in an preexisting circuit design, or it can serve as an input to a synthesis tool that creates the register logic and access interfaces. A description captures the behavior of the individual registers, the organization of the registers into register files, and the allocation of addresses to registers. A variety of register behaviors can be described: simple storage elements, storage elements with special read/write behavior (e.g., 'write 1 to clear'), interrupts, and counters.

**Keywords:** hardware design, electronic design automation, SystemRDL, hierarchical register description, control and status registers, interrupt registers, counter registers, register synthesis, software generation, documentation generation, bus interface, memory, register addressing.

Copyright (c) 2007-2012 Accellera Systems Initiative Inc. All rights reserved. <a href="https://www.accellera.org">www.accellera.org</a>

THIS WORK FORMS PART OF AN ACCELLERA SYSTEMS INITIATIVE SPECIFICATION. USE OF THESE MATERIALS ARE GOVERNED BY THE LEGAL TERMS AND CONDITIONS OUTLINED IN THE NOTICES SECTION OF THIS SPECIFICATION.

This document is provided on an AS IS basis. Accellera Systems Initiative disclaims ANY WARRANTY EXPRESS OR IMPLIED INCLUDING ANY WARRANTY OF MERCHANTABILITY AND FITNESS FOR USE FOR A PARTICULAR PURPOSE. The user of the source file shall indemnify and hold Accellera Systems Initiative and its members harmless from any damages or liability arising out of the use thereof or the performance or implementation or partial implementation of the schema or any other reason.

OB&&^||^¦æáÛ^•e^{{•ÁQāāæaāç^ÁQ&È FHÌ€Á/¦æ}&æ•ÁÛd^^oÁAFÎHÊÁÞæ}æ£ÖÓŒÁUÍÍÌ dz€ÏĒGÍFĒJJÏÏ ,,,,Èæ&&^||^¦æaÈ;!\*Á Á

# Introduction

The SystemRDL language was specifically designed to describe and implement a wide variety of registers and memories. Using SystemRDL, developers can automatically generate and synchronize the register specification in hardware design, software development, verification, and documentation. The intent behind standardizing the language is to drastically reduce the development cycle for hardware designers, hardware verification engineers, software developers, and documentation developers.

SystemRDL is intended for

- RTL generation
- RTL verification
- SystemC generation
- Documentation
- Pass through material for other tools, e.g., debuggers
- Software development

The SPIRIT Consortium is a consortium of electronic system, IP provider, semiconductor, and EDA companies. Other supporting documents (with comments and examples) are available from the public area of the <a href="http://www.spiritconsortium.org">http://www.spiritconsortium.org</a> web site.

# **Notice to users**

#### **Errata**

Errata, if any, for this and all other standards of The SPIRIT Consortium can be accessed at the following URL: <a href="http://www.spiritconsortium.org/releases/errata/">http://www.spiritconsortium.org/releases/errata/</a>. Users are encouraged to check this URL for errata periodically.

# Interpretations

Current interpretations, users guides, examples, etc. can be accessed at the following URL: http://www.spiritconsortium.org/tech/docs/.

# **Patents**

Attention is called to the possibility that implementation of this standard may require use of subject matter covered by patent rights. By publication of this standard, no position is taken with respect to the existence or validity of any patent rights in connection therewith.

# **Participants**

The following members and observers took part in the Register Description Working Group (RDWG):

Will Adams, Freescale Semiconductor, Chair RDWG
Gary Delp, LSI, Technical Director
Joe Daniels, Technical Editor

**ARM**: Anthony Berent

Cadence: Jean-Michel Fernandez

Cisco Systems: Michael Faust

Denali Software: Joe Bauer, Mark Gogolewski, Gary Lippert, Sean Smith

**Duolog**: Edwin Dankert

Freescale Semiconductor: Will Adams, Karl Heubaum, Seth Park, Kathy Werner

LSI: Gary Delp, Dave Fechser, Gary Lippert

MIPS Technologies: Michael Uhler

NXP Semiconductors: Greg Ehmann, Jan Stuyt

Semifore: Richard Weber

ST Microelectronics: Christophe Amerijckx, Guillaume Cernier, Serge DePaoli

Special acknowledgment is given to:

Denali: Contribution of initial specification upon which the work is based

The Board of Directors of The SPIRIT Consortium active during the release of the SystemRDL Standard:

Ralph vonVignau, NXP, President Gary Delp, LSI, Vice-President Lynn Horobin, Executive Secretary

Richard Drylie, John Goodenough, ARM
Stan Krolikoski, Cadence
Luke Smithwick, Kathy Werner, Freescale Semiconductor
Ben Arthur, Bill Chown, Mentor Graphics
Bart de Loore, NXP Semiconductors
Serge Hustin, ST Microelectronics
Pierre Bricaud, Synopsys
Loic Le-Toumelin, Texas Instruments

# **Contents**

1.	Ove	erview	1
	1.1	Scope	1
	1.2	Purpose	
	1.3	Motivation	
	1.4	Conventions used	
	1.7	1.4.1 Visual cues (meta-syntax)	
		1.4.2 Notational conventions	
		1.4.3 Examples	
	1.5	Use of color in this standard	
	1.6	Contents of this standard	
	1.0	Contents of this standard	3
2.	Refe	erences	5
3.	Defi	initions, acronyms, and abbreviations	7
	3.1	Definitions	7
	3.2	Acronyms and abbreviations	7
4.	Lex	ical conventions	9
	4.1	White space	9
	4.2	Comments	9
	4.3	Identifiers	9
	4.4	Keywords	10
	4.5	Strings	10
	4.6	Numbers	11
5.	Gen	neral concepts, rules, and properties	13
	5.1	Key concepts and general rules	
		5.1.1 Defining components	
		5.1.2 Instantiating components	14
		5.1.3 Specifying component properties	14
		5.1.4 Scoping	17
	5.2	General component properties	
		5.2.1 Universal properties	18
		5.2.2 Structural properties	
6.	Sign	nals	21
	6.1	Introduction	21
	6.2	Signal properties	
		6.2.1 Semantics	
		6.2.2 Example	
	6.3	Signal definition and instantiation.	
	3.5	6.3.1 Semantics	
		6.3.2 Example	
7	Field	ld component	23

	7.1	Introduction	23
	7.2	Defining and instantiating fields	23
	7.3	Using scalar and array field instances	23
	7.4	Field access properties	24
		7.4.1 Semantics	25
		7.4.2 Example	25
	7.5	Hardware signal properties	
		7.5.1 Semantics	
		7.5.2 Example	
	7.6	Software access properties	
		7.6.1 Semantics	
		7.6.2 Examples	
	7.7	Hardware access properties	
		7.7.1 Semantics	
		7.7.2 Example	
	7.8	Counter properties	
	,.0	7.8.1 Counter incrementing and decrementing	
		7.8.2 Counter saturation and threshold	
	7.9	Interrupt properties	
	1.5	7.9.1 Semantics	
		7.9.2 Example	
	7 10	Miscellaneous field properties	
	7.10	7.10.1 Semantics	
		7.10.1 Schlattics 7.10.2 Example	
		7.10.2 Example	
8.	Regi	ister component	39
	8-		
	8.1	Defining and instantiating registers	39
		8.1.1 Semantics for all registers	
	8.2	Instantiating internal registers	
		8.2.1 Semantics	
		8.2.2 Example	
	8.3	Instantiating external registers	
	0.0	8.3.1 Semantics	
		8.3.2 Example	
	8.4	Instantiating alias registers	
	0.1	8.4.1 Semantics	
		8.4.2 Example	
	8.5	Register properties.	
	0.5	8.5.1 Semantics	
		8.5.2 Example	
	8.6	Understanding field ordering in registers	
	0.0	8.6.1 Semantics	
		8.6.2 Examples	
	8.7	Understanding interrupt registers	
	0.7	8.7.1 Semantics	
		8.7.2 Example	44
9.	Regi	ister file component	45
<i>)</i> .	Rogi	interest in Component	
	9.1	Defining and instantiating register files	45
	-	9.1.1 Semantics	
		9.1.2 Examples	
	9.2	Register file properties	

		9.2.1 9.2.2	Semantics Example	
10.	Addı	ress map	component	49
	10.1	Introduc	ction	49
			g and instantiating address maps	
		10.2.1	Semantics	49
		10.2.2	Example	49
	10.3	Address	s map properties	49
		10.3.1	Semantics	
		10.3.2	Example	
	10.4		g bridges or multiple view address maps	
		10.4.1	Semantics	
		10.4.2	Example	52
11.	User	-defined	properties	55
	11.1		g user-defined properties	
		11.1.1	~	
	11.0	11.1.2	Example	
	11.2	Assigni 11.2.1	ing (and binding) user-defined properties	
		11.2.1	~	
12.	Enur	meration (	(bit-field encoding)	57
	12.1	Introduc	ction	57
	12.2	Definin	g enumerations	57
13.	Prep	rocessor	directives	59
	13.1	Embedo	ded Perl preprocessing	
		13.1.1	Semantics	
		13.1.2	Example	
	13.2		s-style preprocessor	
		13.2.1	Verilog-style preprocessor directives	
		13.2.2	Limitations on nested file inclusion	60
14.	Adva	anced top	pics in SystemRDL	61
	14.1	Applica	ation of signals for reset	61
	14.2	Underst	tanding hierarchical interrupts in SystemRDL	63
		14.2.1	Example structure and perspective	64
		14.2.2	Code snippet 1	65
		14.2.3	Code snippet 2	
		14.2.4	Code snippet 3	
		14.2.5	Code snippet 4	
		14.2.6	Code snippet 5	
		14.2.7	Code snippet 6	
		14.2.8	Code snippet 7	
		14.2.9	Code snippet 8  Code snippet 9	
			Code snippet 9	
		17.4.11	Code shipper 10	/1

14.3	14.2.12 Code snippet 11	72
	14.3.1 Bit ordering	
Annex A	(informative) Bibliography	
Annex B	(normative) Grammar	77
Annex C	(informative) Code example	91
Annex D	(informative) Formatting text strings	95
Annex E	(informative) Component-property relationships	99

SystemRDL v1.0 March 24, 2009

# SystemRDL v1.0: A specification for a Register Description Language

# 1. Overview

This clause explains the scope and purpose of this standard, describes the key features, details the conventions used, and summarizes its contents.

The grammar of SystemRDL is specified by the ANTLR<sup>1</sup> form of grammar specification (highlighted in Annex B). The rest of this Standard is intended to be consistent with the ANTLR grammar. If any discrepancies between the two occur, the ANTLR grammar shall take precedence.

#### 1.1 Scope

SystemRDL is a language for the design and delivery of intellectual property (IP) products used in designs. SystemRDL semantics supports the entire life-cycle of registers from specification, model generation, and design verification to maintenance and documentation. Registers are not just limited to traditional configuration registers, but can also refer to register arrays and memories.

The intent of this standard is to define SystemRDL accurately. Its primary audience are implementers of tools supporting the language and users of the language. The focus is on defining the valid language constructs, their meanings and implications for the hardware and software that is specified or configured, how compliant tools are required to behave, and how to use the language.

#### 1.2 Purpose

SystemRDL is designed to increase productivity, quality, and reuse during the design and development of complex digital systems. It can be used to share IP within and between groups, companies, and consortiums. This is accomplished by specifying a single source for the register description from which all views can be automatically generated, which ensures consistency between multiple views. A *view* is any output generated from the SystemRDL description, e.g., RTL code or documentation.

<sup>&</sup>lt;sup>1</sup>Information on references can be found in <u>Clause 2</u>.

#### 1.3 Motivation

SystemRDL was created to minimize problems encountered in describing and managing registers. Typically in a traditional environment the system architect or hardware designer creates a functional specification of the registers in a design. This functional specification is most often text and lacks any formal syntactic or semantic rules. This specification is then used by other members of the team including software, hardware, and design verification. Each of these parties uses the specification to create representations of the data in the languages which they use in their aspect of the chip development process. These languages typically include Verilog, VHDL, C, C++, Vera, e, and SystemVerilog. Once the engineering team has an implementation in a HDL and some structures for design verification, then design verification and software development can begin.

During these verification and validation processes, bugs are often encountered which require the original register specification to change. When these changes occur, all the downstream views of this data have to be updated accordingly. This process is typically repeated numerous times during chip development. In addition to the normal debug cycle, there are two additional aspects that can cause changes to the register specification. First, marketing requirements can change, which require changes to a register's specification. Second, physical aspects, such as area and timing constraints can drive changes to the register's specification. There are clearly a number of challenges with this approach:

- a) The same information is being replicated in many locations by many individuals.
- b) Propagating the changes to downstream customers is tedious, time-consuming, and error-prone.
- c) Documentation updates are often postponed until late in the development cycle due to pressures to complete other more critical engineering items at hand.

These challenges often result in a low-quality product and wasted time due to having incompatible register views. SystemRDL was designed to eliminate these problems by defining a rich language that can formally describe register specifications. Through application of SystemRDL and a SystemRDL compiler, users can save time and eliminate errors by using a single source of specification and automatically generating any needed downstream views.

# 1.4 Conventions used

The conventions used throughout the document are included here.

#### 1.4.1 Visual cues (meta-syntax)

The meta-syntax for the description of the syntax rules uses the conventions shown in <u>Table 1</u>.

#### 1.4.2 Notational conventions

The terms "required", "shall", "shall not", "should", "should not", "recommended", "may", and "optional" in this document are to be interpreted as described in the IETF Best Practices Document 14, RFC 2119.

#### 1.4.3 Examples

Any examples shown in this Standard are for information only and are only intended to illustrate the use of SystemRDL.

**Table 1—Document conventions** 

Visual cue	Represents
courier	The courier font indicates SystemRDL or HDL code. For example, the following line indicates SystemRDL code:
	<pre>field myField {}; // defines a field type named "myField"</pre>
bold	The <b>bold</b> font is used to indicate key terms, text that shall be typed exactly as it appears. For example, in the following property definition, the keyword "default" and special character ":" (and optionally "=") shall be typed as they appear:  default property_name [= value];
italic	The <i>italic</i> font represents user-defined variables. For example, a property name needs to be specified in the following line (after the "default" key term):  default property_name [= value];
[] square brackets	Square brackets indicate optional parameters. For example, the value assignment is optional in the following line:  default property_name [= value];
{ } curly braces	Curly braces ({ }) indicate a parameter list, which usually can be repeated. For example, the following shows one or more universal properties can be specified for this command:
{} bold curly braces	Bold curly braces are required. For example, in the following property definition, the bold (outer) curly braces need to be typed as they appear:  **mnemonic_name = value [{{universal_property;}**}];
* asterisk	An asterisk (*) signifies that parameter can be repeated. For example, the following line means multiple properties can be specified for this command:  field {[property;]*} name = unsizedNumeric;
<> angle brackets	Angle brackets (< >) indicates a grouping, usually of alternative parameters. For example, the following line shows the "in" or "out" key terms are possible values for the "-direction" parameter:  -direction <in out=""  =""></in>
separator bar	The separator bar ( ) character indicates alternative choices. For example, the following line shows the "in" or "out" key terms are possible values for the "-direction" parameter:  -direction <in  out=""></in >

# 1.5 Use of color in this standard

This standard uses a minimal amount of color to enhance readability. The coloring is not essential and does not effect the accuracy of this standard when viewed in pure black and white. The places where color is used are the following:

- Cross references that are hyperlinked to other portions of this standard are shown in <u>underlined-blue</u> text (hyperlinking works when this standard is viewed interactively as a PDF file).
- Syntactic keywords and tokens in the formal language definitions are shown in boldface-red text when initially defined.

#### 1.6 Contents of this standard

The organization of the remainder of this standard is as follows:

<u>Clause 2</u> provides references to other applicable standards that are assumed or required for this standard.

- <u>Clause 3</u> defines terms and acronyms used throughout the different specifications contained in this standard.
- <u>Clause 4</u> defines the lexical conventions used in SystemRDL.
- <u>Clause 5</u> highlights the general concepts, rules, and properties in SystemRDL.
- <u>Clause 6</u> describes how signals are used in SystemRDL.
- <u>Clause 7</u> defines the field components.
- Clause 8 defines the register components.
- <u>Clause 9</u> defines the register file components.
- <u>Clause 10</u> defines the address map components.
- <u>Clause 11</u> defines the user-defined properties.
- <u>Clause 12</u> defines how to enumerate bit-field encoding.
- <u>Clause 13</u> defines the preprocessor directives.
- <u>Clause 14</u> describes advanced uses of SystemRDL.
- Annexes. Following <u>Clause 14</u> are a series of annexes.

# 2. References

The following referenced documents are indispensable for the application of this document. For dated references, only the edition cited applies. For undated references, the latest edition of the referenced document (including any amendments or corrigenda) applies.

IEEE Std 1364<sup>™</sup>, IEEE Standard for Verilog Hardware Description Language.<sup>2, 3</sup>

IEEE Std 1800<sup>™</sup>, IEEE Standard for SystemVerilog Unified Hardware Design, Specification and Verification Language.

The ANTLR Parser Generator Reference Manual, Version 2 is available from The SPIRIT Consortium web site: http://www.spiritconsortium.org/releases/systemRDL/1.0/antlr.txt.

The Apache ASP Embedding Syntax is available from the Apache web site: <a href="http://www.apache-asp.org/syntax.html">http://www.apache-asp.org/syntax.html</a>.

The HTML 4.01 standard syntax is available from the W3 web site: <a href="http://www.w3.org/TR/html401/">http://www.w3.org/TR/html401/</a>.

The phpBB code syntax is available from the phpBB web site: <a href="http://www.phpbb.com/community/faq.php?mode=bbcode#f0r0">http://www.phpbb.com/community/faq.php?mode=bbcode#f0r0</a>.

The Perl programming language, Version 5, is available from the Perl web site: <a href="http://www.perl.org/">http://www.perl.org/</a>.

The Unicode Standard, Version 5.1.0, is available from The Unicode Consortium web site: <a href="http://www.unicode.org/versions/Unicode5.1.0/">http://www.unicode.org/versions/Unicode5.1.0/</a>.

<sup>&</sup>lt;sup>2</sup>The IEEE standards or products referred to in this clause are trademarks of the Institute of Electrical and Electronics Engineers, Inc. <sup>3</sup>IEEE publications are available from the Institute of Electrical and Electronics Engineers, Inc., 445 Hoes Lane, Piscataway, NJ 08854, USA (http://standards.ieee.org/).

# 3. Definitions, acronyms, and abbreviations

For the purposes of this document, the following terms and definitions apply. *The Authoritative Dictionary of IEEE Standards Terms* [B1]<sup>4</sup> should be referenced for terms not defined in this clause.

#### 3.1 Definitions

- **3.1.1 component**: A basic building block in SystemRDL that acts as a container for information. Similar to a *struct* or *class* in programming languages.
- **3.1.2 property**: A characteristic, attribute, or a trait of a component in SystemRDL.
- **3.1.3 field**: The most basic **component** object. Fields serve as an abstraction of hardware storage elements.
- **3.1.4 register**: A set of one or more **fields** which are accessible by software at a particular address.
- **3.1.5 register file**: A grouping of **registers** and other register files. Register files can be organized hierarchically.
- **3.1.6 address map**: Defines the organization of the **registers**, **register files**, and address maps into a software addressable space. Address maps can be organized hierarchically.
- **3.1.7 signal**: A wire used for interconnect or to define additional **component** inputs and/or outputs.
- **3.1.8 enumeration**: An alias of text bound to some bit value or a list of values to describe bit field encoding.
- **3.1.9 byte order**: The ordering of the bytes from left to right or right to left or from most significant byte to least significant byte or least significant byte to most significant byte. This is often referred to as *endianness*. See also Clause 14.
- **3.1.10 bit order**: The ordering of the bits from left to right or right to left or from most significant bit to least significant bit or least significant bit to most significant bit. See also <u>Clause 14</u>.
- **3.1.11 RDLFormatCode**: A set of formatting tags which can be used on text strings.

# 3.2 Acronyms and abbreviations

HDL hardware description language

HTML hypertext markup language

IP intellectual property

LSB least significant bit

MSB most significant bit

RTL register transfer level

SGML standard generalized markup language

<sup>&</sup>lt;sup>4</sup>The number in brackets correspond to those of the bibliography in <u>Annex A</u>.

# 4. Lexical conventions

This clause describes SystemRDL in terms of lexical conventions. SystemRDL source code is comprised of a stream of lexical tokens consisting of one or more characters. SystemRDL compilers should support the UTF-8 character encoding for broad worldwide compatibility. SystemRDL is case-sensitive. Only ASCII characters are used for identifiers in SystemRDL. The support for UTF-8 is limited to strings to allow for non-Engligh documentation. SystemRDL compilers shall ignore the byte-order mark.

# 4.1 White space

White space characters are: space, tab, line feed, and carriage return. All white space characters are syntactically insignificant, except in the following cases.

- a) Strings—Any number of consecutive white space characters is treated as a single space for purposes of generating documentation. See <u>4.5</u>.
- b) Single-line comments—A new-line character (*line feed*, *carriage return*, or *line feed* plus *carriage return*) terminates a single-line comment. See <u>4.2</u>.
- c) Where more than one token is being used and spacing is required to separate the tokens.

#### 4.2 Comments

There are two types of comments in SystemRDL: single-line comments and block comments. *Single-line comments* begin with // and are terminated by a new-line character. *Block comments* begin with /\* and are terminated by the next \*/. Block comments may span any number of lines; they shall not be nested. Within a block comment, a single-line comment (//) has no significance.

Examples

#### 4.3 Identifiers

An *identifier* assigns a name to a user-defined data type or its instance. There are two types of identifiers: simple and escaped. Identifiers are case-sensitive. *Simple identifiers* have a first character that is a letter or underscore (\_) followed by zero or more letters, digits, and underscores. *Escaped identifiers* begin with \ and contain one or more letters, digits, or symbols and are terminated by whitespace. Escaped identifiers shall be limited to SystemRDL keywords only. See <u>Table 2</u>.

**Examples** 

```
my_identifier
My_IdEnTiFiEr
x
_y0123
_3
\field // This is escaped because it uses a keyword
```

# 4.4 Keywords

*Keywords* are predefined, non-escaped identifiers that define language constructs. *Keywords* cannot be used as identifiers. Escaped keywords are treated as identifiers in SystemRDL. The keywords are listed in Table 2.

Table 2—SystemR			RDL keywords			
				<u> </u>		

accesswidth	activehigh	activelow	addressing	addrmap
alias	alignment	all	anded	arbiter
async	bigendian	bothedge	bridge	clock
compact	counter	cpuif_reset	decr	decrsaturate
decrthreshold	decrvalue	decrwidth	default	desc
dontcompare	donttest	enable	encode	enum
errextbus	external	false	field	field_reset
fieldwidth	fullalign	halt	haltenable	haltmask
hw	hwelr	hwenable	hwmask	hwset
incr	incrvalue	incrwidth	internal	intr
level	littleendian	lsb0	mask	msb0
na	name	negedge	next	nonsticky
ored	overflow	posedge	precedence	property
r	rclr	reg	regalign	regfile
regwidth	reset	resetsignal	rset	rsvdset
rsvdsetX	rw	saturate	shared	sharedextbus
signal	signalwidth	singlepulse	sticky	stickybit
sw	swacc	swmod	swwe	swwel
sync	threshold	true	underflow	w
we	wel	woclr	woset	wr
xored				

# 4.5 Strings

A *string* is a sequence of characters enclosed by double quotes. The escape sequence \" can be used to include a double quote within a string. To maintain consistency between all generated documentation formats, one or more consecutive white space characters within a string shall be converted to a single space for purposes of documentation generation. SystemRDL also has a set of formatting tags which can be used on text strings, see <a href="mailto:Annex D">Annex D</a>.

# Examples

```
"This is a string"
"This is also
a string!"
"This third string contains a \"double quote\""
```

#### 4.6 Numbers

There are several number formats in SystemRDL. All numbers in SystemRDL are unsigned.

- a) Simple decimal: A sequence of decimal digits 0, ..., 9.
- b) Simple hexadecimal: 0x (or 0X) followed by a sequence of decimal digits or characters a through f (upper- or lower-case).
- c) Verilog-style decimal: Begins with a *width* specifying the number of binary bits (a positive decimal number) followed by a single quote ('), followed by a d or D for decimal, and then the number itself, represented as a sequence of digits 0 through 9.
- d) Verilog-style hexadecimal: Begins with a *width* specifying the number of binary bits (a positive decimal number) followed by a single quote ('), followed by an h or H for hexadecimal), and then the number itself, represented as a sequence of digits 0 through 9 or characters a through f (upper- or lower-case).
- e) Verilog-style binary: Begins with a *width* specifying the number of binary bits (a positive decimal number) followed by a single quote ('), followed by a b or B for binary, and then the number itself, represented as a sequence of the digits 0 and 1.

The numeric portion of any number may contain multiple underscores (\_) at any position, except the *width* and first position, which are ignored in the computation of the associated numeric value. Additionally the *width* of a Verilog number needs to be specified. Ambiguous *width* Verilog-style numbers, e.g., 'hff, are not supported.

It shall be an error if the value of a Verilog-style number does not fit within the specified bit-width.

## Examples

```
40  // Simple decimal example

0x45  // Simple hexadecimal example

4'd1  // Verilog style decimal example (4 bits)

3'b101  // Verilog style binary example (3 bits)

32'hDE_AD_BE_EF // Verilog style with _'s

32'hdeadbeef // Same as above

32'h_deadbeef // **Illegal**

7'h7f  // Verilog style hex example (7 bits)
```

# 5. General concepts, rules, and properties

The concepts, rules, and properties described in this clause are common to all component types and do not determine how a component is implemented in a design.

# 5.1 Key concepts and general rules

This subclause describes the key concepts of SystemRDL and documents general rules about how to use the language to define hardware specifications. Subsequent clauses contain details about working with each of the individual components in SystemRDL. See also Annex C.

A *component* in SystemRDL is the basic building block or a container which contains properties that further describe the component's behavior. There are four structural components in SystemRDL: **field**, **reg**, **regfile**, and **addrmap**. Additionally, there are two non-structural components: **signal** and **enum**.

Components can be defined in any order, as long as each component is defined before it is instantiated. All structural components (and signals) need to be instantiated before being generated.

# 5.1.1 Defining components

To define components in SystemRDL, each *definition statement* shall begin with the keyword corresponding to the component object being defined (as listed in <u>Table 3</u>). All components need to be defined before they can be instantiated (see 5.1.2).

Туре	Keyword
Field	field
Register	reg
Register file	regfile
Address map	addrmap
Signal	signal
Enumeration	enum

Table 3—Component types

SystemRDL components can be defined in two ways: definitively or anonymously.

- Definitive defines a named component type, which is instantiated in a separate statement. The definitive definition is suitable for reuse.
- *Anonymous* defines an unnamed component type, which is instantiated in the same statement (see also <u>5.1.2</u>). The anonymous definition is suitable for components that are used once.

A definitive definition of a component appears as follows.

```
component type name {[property;]*};
```

An anonymous definition (and instantiation) of a component appears as follows.

```
component {[property;]*} instance_name;
```

- a) In both cases, *component* is one of the keywords specified in <u>Table 3</u> and each *property* is specified as a *name=value* pair, e.g., name="foo" (see <u>5.1.3.1</u>).
- b) For a definitively defined component, *type\_name* is the user-specified name for the component.

c) For a anonymously defined component, *instance\_name* is the user-specified name for instantiation of the component.

- d) The *component definition body* (specified within the curly braces  $\{\}$ ) is comprised of zero or more of the following.
  - 1) Default property assignments
  - 2) Property assignments
  - 3) Component instantiations
  - 4) Nested component definitions

The following code fragment shows a simple definitive **field** component definition for myField (and a comment).

```
field myField {};
```

The following code fragment shows a simple anonymous **field** component definition for myField (and a comment).

```
field {} myField;
```

#### 5.1.2 Instantiating components

In a similar fashion to defining components, SystemRDL components can be instantiated in two ways.

a) A definitively defined component is instantiated in a separate statement, as follows.

```
type name instance name [[number] | [number : number]];
```

where

- 1) *type name* is the user-specified name for the component.
- 2) *instance name* is the user-specified name for instantiation of the component.
- 3) *number* is a simple decimal or hexadecimal number.
  - i) [number] specifies the size of the instantiated component array.
  - ii) [number: number] specifies the specific indices of the array. This form of instantiation can only be used for **field** or **signal** components (see <u>Clause 8</u> and <u>Clause 6</u>).
- b) An anonymously defined component is instantiated in the statement that defines it (see also 5.1.1).

Components need to be defined before they can be instantiated. In some cases, the order of instantiation impacts the structural implementation, e.g., for the assigning of bit positions of fields in registers (see Clause 6 — Clause 11).

The following code fragment shows a simple scalar **field** component instantiation.

```
field {} myField; // single bit field instance named "myField"
```

The following code fragment shows a simple array **field** component instantiation.

```
field {} myField[8]; // 8 bit field instance named "myField"
```

# 5.1.3 Specifying component properties

Component properties define the specific function and purpose of a component, as well as its interaction with other instantiated components. Property types include boolean, string, numeric, sizedNumeric,

unsizedNumeric, accessType (enum), addressingType (enum), precedenceType (enum), reference to another instance, or a combination of these; see <u>Table 4</u>.

Туре	Definition	Default
boolean	true or false.	false
string	See <u>4.5</u> .	""
numeric	See <u>4.6</u> .	Undefined
sizedNumeric	A simple number with the value of 0 or a Verilog-style number, see $\underline{4.6}$ ( $\underline{c}$ - $\underline{e}$ ).	Undefined
unsizedNumeric	A simple number, see $\underline{4.6}$ ( $\underline{a}$ and $\underline{b}$ ).	Undefined
accessType (enum)	One of <b>rw</b> , <b>wr</b> , <b>r</b> , <b>w</b> , or <b>na</b> . See <u>Clause 7</u> .	rw
addressingType (enum)	One of compact, regalign, or fullalign. See <u>Clause 10</u> .	regalign
precedenceType (enum)	One of <b>hw</b> or <b>sw</b> . See <u>Clause 7</u> .	sw
reference	A pointer to a component instance or component's instance property.	Null

# 5.1.3.1 Property assignment

Each component type has its own set of pre-defined properties. Properties may be assigned in any order. User-defined properties can also be specified to add additional properties to a component that are not pre-defined by the SystemRDL specification (see <u>Clause 11</u>). A specific property shall only be set once per scope (see <u>5.1.4</u>). All component property assignments are optional.

A property assignment appears as follows.

```
property name [= value];
```

When value is not specified, it is presumed the property\_name is of type boolean and set to true.

The descriptions for the types of *values* that are legal for each *property\_name* (and exceptions to those rules) are explained in the corresponding clause for each individual component (see <u>Clause 6</u> — <u>Clause 11</u>).

Example

#### 5.1.3.2 Assigning default values

Default values for a given property can be set within the current or any parent scope (see <u>5.1.4</u>). Any components defined in the same or lower scope as the default property assignment shall use the default values for properties in the component not explicitly assigned in a component definition. A specific property default value shall only be set once per scope.

A default property assignment appears as follows.

```
default property name [= value];
```

When *value* is not specified, it is presumed the *property\_name* is of type **boolean** and the default value is set to **true**.

The descriptions for the types of *values* that are legal for each *property\_name* (and exceptions to those rules) are explained in the corresponding clause for each individual component (see <u>Clause 6</u> — <u>Clause 11</u>).

Example

```
reg {
  default name = "default name";
  field {} f1; // assumes the name "default name" from above
  field { name = "new name"; } f2; // name assignment overrides "default name"
} some_reg;
```

# 5.1.3.3 Dynamic assignment

Some properties may have their values assigned or overridden on a per-instance basis. When a property is assigned after the component is instantiated, the assignment itself is referred to as a *dynamic assignment*. Properties of a referenced instance shall be accessed via the arrow operator (->).

A dynamic assignment appears as follows.

```
instance_name -> property_name [= value];
where
```

- a) instance name is a previously instantiated component (see 5.1.2).
- b) When *value* is not specified, it is presumed the *property\_name* is of type **boolean** and the value is set to **true**.
- c) The dynamically assignable properties for each component type are explained in the corresponding clause for each individual component (see <u>Clause 6</u> <u>Clause 11</u>).
- d) In the case where instance\_name is an array, the following possible dynamic assignment scenarios exist.
  - 1) If the component type is **field** or **signal**, the fact the component is an array does not matter—the assignment is treated as if the component were a not an array.
  - 2) If the component type is reg, regfile, or addrmap
    - i) The user can dynamically assign the property for all elements of the array by eliminating the square brackets ([]) and the array index from the dynamic assignment.

```
array instance name -> property name [= value];
```

ii) The user can dynamically assign the property for an individual index of the array by using square brackets ([]) and specifying the index to be assigned within the square brackets.

```
array instance name [index] -> property name [= value];
```

# Example 1

This example assigns a simple scalar.

```
reg {
  field {} f1;
  f1->name = "New name for Field 1";
} some reg;
```

#### Example 2

This example assigns an array.

#### 5.1.3.4 Property assignment precedence

There are several ways to set values on properties. The precedence for resolving them is (from highest to lowest priority):

- a) dynamic assignment (see <u>5.1.3.3</u>)
- b) property assignment (see <u>5.1.3.1</u>)
- c) default property assignment (see <u>5.1.3.2</u>)
- d) SystemRDL default value for property type (see Table 4)

Example

```
reg {
    default name = "def name";
    field f_type { name = "other name"; };
    field {} f1;
    field { name = "property assigned name"; } f2;
    f_type f3;
    f3->name = "Dynamic Assignment";
} some_reg;

Results

// Final Values of all fields
// f1 name is "def name"
// f2 name is "property assigned name"
// f3 name is "dynamic assignment"
```

#### 5.1.4 Scoping

SystemRDL is a statically scoped language, where the *root scope* is the outermost scope. The body of any defined component is its own scope. All component names within a given scope shall be unique. All instance names within a given scope shall be unique. However, there can be a component and instance with the same name in the same scope.

The only component definitions visible at any scope shall be those defined in the current scope and any parent scope, up to and including the root scope. To resolve a component name, SystemRDL searches from the current scope to the outer scope until it finds the first matching component name.

The root scope shall only contain component definitions and **signal** instantiations. No other component instantiations shall be allowed in the root scope. Therefore, all component instantiations shall occur within an **addrmap** component definition (see <u>Clause 10</u>). The root(s) of an **addrmap** hierarchy are those **addrmaps** that are defined, but not subsequently instantiated.

Only instances instantiated in the current scope can be referenced within that scope. A child instance can be referenced via the dot operator (.).

A instance reference appears as follows.

```
instance_name [.child_instance_name]*
where
```

- a) instance name is a previously instantiated component in the current scope (see 5.1.2).
- b) the first use of *child instance name* shall exist in *instance name*'s scope.
- c) for all other *child\_instance\_names*, any subsequent *child\_instance\_name* shall exist in the previous *child\_instance\_name*'s scope.

Dynamic assignments can also be layered in SystemRDL from the innermost to the outermost scope; i.e., dynamic assignments that are specified at an outer scope override those that are specified at an inner scope. No more than one assignment of a property per scope is allowed in SystemRDL.

Example

```
regfile foo rf {
   reg some reg r {
      field \{\} a[2]=2'b00;// End of field: a
      a->reset = 2'b01;// Dynamic Assignment overriding reset val
       field {} b[23:16] = 8'hFF; // End of field: b
   };
   some req r reqa;
   some reg r regb;
   rega.a->reset = 2'b10; // This overrides the other dynamic assign
   rega.b->reset = 8'h00;
   rega.b->reset = 8'h5C; // Error two assigns from the same scope
};
                                                            // End addrmap: foo
addrmap bar {
   foo_rf foo;
   foo.rega.a->reset = 2'b11;
   // Override the reset value again at the outermost scope
};
                                                            // End addrmap: bar
```

#### 5.2 General component properties

This subclause details properties that generally apply to SystemRDL components.

#### 5.2.1 Universal properties

The **name** and **desc** properties can be used to add descriptive information to the SystemRDL code. The use of these properties encourages creating descriptions that help generate rich documentation. All components have a instance name already specified in SystemRDL; **name** can provide a more descriptive name and **desc** can specify detailed documentation for that component.

<u>Table 5</u> lists and describes the universal SystemRDL component properties.

# Table 5—Universal component properties

Property	Implementation/Application	Type	Dynamic <sup>a</sup>
name	Specifies a more descriptive name (for documentation purposes).	string	Yes
desc	Describes the component's purpose.	string	Yes

<sup>&</sup>lt;sup>a</sup>Indicates whether a property can be assigned dynamically.

#### 5.2.1.1 Semantics

If **name** is undefined, it is presumed to be the instance name.

### 5.2.1.2 Example

This example shows usage of the **name** and **desc** properties.

```
reg {
    field {
        name="Interface Communication Control";
        // If name is not specified its implied to be ICC
        desc="This field is used [...] desired low power state.";
    } ICC[4];
} ICC_REG; // End of Reg: ICC_REG
```

# 5.2.2 Structural properties

Table 6 lists and describes the structural component properties.

Table 6—Structural component properties

Property	Implementation/Application	Туре	Dynamic <sup>a</sup>
donttest	This testing property indicates the component is not included in structural testing.	boolean or sizedNu- meric	Yes
dontcom- pare	This is testing property indicates the components read data shall be discarded and not compared against expected results.	boolean or sizedNu- meric	Yes

<sup>&</sup>lt;sup>a</sup>Indicates whether a property can be assigned dynamically.

#### 5.2.2.1 Semantics

- a) These properties can be applied as a *boolean* or a bit mask (*sizedNumeric*) to a **field** component. A mask shall have the same *width* as the **field**. Masked bits (bits set to 1) are not tested (**donttest**) or compared (**dontcompare**).
- b) They can also be applied to **reg**, **regfile**, and **addrmap** components, but only as a *boolean*.
- c) donttest and dontcompare can not both be set to true or a non-zero mask for a particular component.

#### 5.2.2.2 Example

This example shows usage of the **donttest** and **dontcompare** properties.

# 6. Signals

#### 6.1 Introduction

A *signal* is a non-structural component used to define and instantiate wires (as additional inputs and/or outputs). Signals create named external ports on an implementation and can connect certain internal component design properties to the external world. *Signal definitions* have the same definition and instantiation as other SystemRDL components; see <u>5.1</u>. To use signals to control resets in SystemRDL, see 14.1.

#### 6.2 Signal properties

<u>Table 7</u> shows the signal properties.

Table 7—Signal properties

			1
Property	Implementation/Application	Туре	Dynamic <sup>a</sup>
signalwidth	Width of the signal.	numeric	No
sync	Signal is synchronous to the clock of the component.	boolean	Yes
async	Signal is asynchronous to the clock of the component.	boolean	Yes
cpuif_reset	Default signal to use for resetting the software interface logic. If <b>field_reset</b> is not defined, this reverts to the default reset signal. This parameter only controls the CPU interface of a generated slave and is provided as an advanced feature for designs when the reset strategy is different for the bus to which the registers are connected and the register implementations themselves.	boolean	Yes
field_reset	Default signal to use for resetting field implementations. This parameters controls on the resets used on the HW interfaces of a generated slave.	boolean	Yes
activelow	Signal is active low (state of 0 means ON).	boolean	Yes
activehigh	Signal is active high (state of 1 means ON).	boolean	Yes

<sup>&</sup>lt;sup>a</sup>Indicates whether a property can be assigned dynamically.

#### 6.2.1 Semantics

- a) **sync** and **async** shall not be set to **true** on the same signal.
- b) A signal that does not specify **sync** or **async** is defined as neither.
- c) activelow and activehigh shall not be set to true on the same signal
- d) A signal that does specify activehigh or activelow has no formal specified active state.
- e) **cpuif\_reset** property can only be set **true** for one instantiated signal in an address map and that address map's non-address map instances.
- f) **field\_reset** property can only be set to **true** for one instantiated signal in an address map and that address map's non-address map instances.
- g) If **signalwidth** is specified in a **signal** component definition, its size cannot be overridden during instantiation.

## 6.2.2 Example

See the example in 6.3.2.

# 6.3 Signal definition and instantiation

In addition to the general rules for component definition and instantiation (see 5.1), the following rules also apply.

#### 6.3.1 Semantics

- a) If **signalwidth** (see 6.2) is not defined, signal instances may be declared as single-bit or multi-bit signals, as defined in (5.1.2).
- b) If **signalwidth** is not predefined in the component definition, a signal type may be instantiated as any width.
- If signalwidth is predefined during signal definition, any specified signal width shall match the predefined width.

# 6.3.2 Example

This example defines an 8-bit field and connects it to a signal so the reset value for this field is supplied externally.

# 7. Field component

#### 7.1 Introduction

The field component is the lowest-level structural component in SystemRDL. No other structural component can be defined within a field component; however, **signal** and enumeration (**enum**) components can be defined within a **field** component. The *field component* is also the most varied component in SystemRDL because it is an abstraction representing different types of storage element structures. *Field definitions* have the same definition and instantiation as other SystemRDL components; see <u>5.1</u>.

Typically, a **field** component describes a flip-flop or wire/bus, along with the logic to set and sample its value for each instantiated field in the design. Properties specified for a field serve multiple purposes, from determining the nature of the behavior that is implied for a field to naming and describing a field. Storage elements accessed by software may contain a single entity or a number of bit-fields each with its own meaning and purpose. In SystemRDL, each entity in a software read or write is termed a *field*.

# 7.2 Defining and instantiating fields

Since a **field** component describes the lowest-level components within SystemRDL, it cannot contain other fields. Fields are instantiated in a register (**reg**) component (see <u>Clause 8</u>). Fields are defined and instantiated as described in <u>5.1</u>, with the following additional semantics. See also <u>7.3</u>.

- a) No other types of structural components shall be defined within a **field** component.
- b) Fields shall be instantiated only within a **register** component.
- c) Unless bit allocation is explicitly defined, fields shall be positioned sequentially in the order they are instantianted in a register, starting with the least significant bit. **lsb0** mode defines 0 as the least significant bit, which is the default, and **msb0** defines regwidth-1 as the least significant bit.
- d) In the default mode **lsb0**, unless bit allocation is explicitly defined, fields shall be positioned sequentially in the order they are instantiated in a register, starting at bit 0 with no padding between fields. (Each subsequent field's least significant bit (LSB) shall be made equal to one (1) greater than the most significant bit (MSB) of the previous field.)
- e) In the mode **msb0**, unless bit allocation is explicitly defined, fields shall be positioned sequentially in the order they are instantiated in a register, starting at bit regwidth-1 with no padding between fields. (Each subsequent field's least significant bit (LSB) shall be made equal to one (1) less than the most significant bit (MSB) of the previous field.)
- f) The exact bit position of instantiated fields in a register may determined by the SystemRDL compiler as described in <u>d</u> or specified explicitly by using exact indices (see <u>Clause 8</u>).
- g) The **msb0** and **lsb0** properties shall only be applied to an address map component (see <u>Clause 10</u>).
- h) Some **field** properties can be dynamically assigned a value after the property has been defined. There is a column in the property table for each component which indicates whether dynamic assignment is supported for a particular property.
- i) All boolean field properties are false by default.
- j) A field instantiation which is not followed by a specific size or index contained square brackets ([]) defaults to size of the field definition's **fieldwidth** parameter. If the definition is anonymous, the default **fieldwidth** is 1.

# 7.3 Using scalar and array field instances

Fields, like all structural components in SystemRDL, can be instanced as scalars and arrays. Fields shall be instantiated in a register component and the field's bit position can be derived implicitly by a compiler or

specified explicitly by a user. For the **field** component only, the field's bit position can be implicitly or explicitly specified. This notation is of the form

a) for definitive field instantiation

field\_type field\_instance\_name [[number] | [number : number]];

where

- field\_type is the user-specified name for a previous definitively defined component of type field
- 2) field instance name is the user-specified name for instantiation of the component.
- 3) *number* is a simple decimal or hexadecimal number.
  - i) [number] specifies the size of the instantiated component array.
  - ii) [number: number] can only be used for **field** or **signal** (see <u>Clause 6</u>) components.
- b) for anonymous field instantiation

```
field {[property;]*} field_instance_name [[number] | [number : number]];
```

where

- 1) each property is specified as a name=value pair, e.g., name="foo" (see 5.1.3.1).
- 2) *field instance name* is the user-specified name for instantiation of the component.
- 3) *number* is a simple decimal or hexadecimal number.
  - i) [number] specifies the size of the instantiated component array.
  - ii) [number: number] can only be used for **field** or **signal** (see <u>Clause 6</u>) components.

# Examples

These are examples of the anonymous form.

```
field {} singlebitfield; // 1 bit wide, not explicit about position
field {} somefield[4]; // 4 bits wide, not explicit about position
field {} somefield2[3:0]; // a 4 bit field with explicit indices
field {} somefield3[15:8]; // an 8 bit field with explicit indices
field {} somefield4[0:31]; // a 32 bit field with explicit indices
```

How the compiler resolves bit positions for implicit fields is detailed in <u>8.1</u>, which describes the register component. Single element arrays may be treated by a SystemRDL compiler as a scalar or an array.

# 7.4 Field access properties

The combination of field access properties specified for a **field** component determines the component's behavior. <u>Table 8</u> lists the available field access properties and describes how they are implemented.

Table 8—Field access properties

Property	Behavior/Application	Туре	Dynamic <sup>a</sup>
hw = {rw   wr   r   w   na}	Design's ability to sample/update a <b>field</b> .	access Type	No
sw = {rw   wr   r   w   na}	Programmer's ability to read/write a <b>field</b> .	access Type	Yes

<sup>&</sup>lt;sup>a</sup>Indicates whether a property can be assigned dynamically.

#### 7.4.1 Semantics

- a) All **field**s are given full access (read and write) by default.
- b) **rw** (and **wr**) signify a field is both read and write; **r** indicates read-only; **w** indicates write-only; and **na** specifies no read/write access is allowed.
- c) All hardware-writable fields shall be continuously assigned unless a write enable is specified.
- d) When a **field** is writable by software and write-only by hardware (but not write-enabled), all software writes shall be lost on the next clock cycle. This shall reported as an error.
- e) The standard implementation behavior is based on the combination of read and write properties shown in <u>Table 9</u>.

Table 9—Field behavior based on properties					
Software	Hardware	Code sample	Implementation		
R+W	R+W	field f { sw = rw; hw = rw; };	Flip-flop		
R+W	R	field f { sw = rw; hw = r; };	Flip-flop		
R+W	W	field f { sw = rw; hw = w; };	Flip-flop		
R+W	-	<pre>field f { sw = rw; hw = na; };</pre>	Flip-flop		
R	R+W	field f { sw = r; hw = rw; };	Flip-flop		
R	R	field f { sw = r; hw = r; };	Wire/Bus – constant value		
R	W	field f { sw = r; hw = w; };	Wire/Bus – hardware assigns value		
R	-	field f { sw = r; hw = na; };	Wire/Bus – constant value		
W	R+W	field f { sw = w; hw = rw; };	D flip-flop		
W	R	field f { sw = w; hw = r; };	D flip-flop		
W	W	field f { sw = w; hw = w; };	Error – meaningless		
W	-	field f { sw = w; hw = na; };	Error – meaningless		
-	R+W	field f { sw = na; hw =rw; };	Warning – no software access		
-	R	field f { sw = na; hw = r; };	Warning – no software access		
-	W	field f { sw = na; hw = w; };	Error – unloaded net		
-	-	field f { sw = na; hw = na; };	Error – nonexistent net		

Table 9—Field behavior based on properties

NOTE—Any hardware-writable **field** is inherently volatile, which is important for verification and test purposes.

#### 7.4.2 Example

See Table 9.

#### 7.5 Hardware signal properties

While all of the hardware signal properties can be set within a **field** definition, typically they are assigned after instantiation as these properties refer to items external to the field itself. By default, the reset value of fields shall be unknown, e.g., x in Verilog. A specification can use static or dynamic reset values; however, only static reset values shall be specified during field instantiation. The *reset value*, which is considered a property in SystemRDL, shall follow an equal sign (=) after the instance name and the eventual size or MSB/LSB information.

a) An anonymous definition of a **field** component with reset specified appears as follows.

```
field {[property; ...]} field instance name = sizedNumeric;
```

where

- 1) each property is specified as a name=value pair, e.g., name="foo" (see 5.1.3.1).
- 2) field instance name is the user-specified name for instantiation of the component.
- b) An instantiation of a definitive definition of a **field** component with reset specified appears as follows.

```
field\_type\ field\_instance\_name\ [\ [number]\ |\ [number:number]\ ] = sizedNumeric; where
```

- field\_type is the user-specified name of a previously definitively defined component of type field.
- 2) *field\_instance\_name* is the user-specified name for instantiation of the component.
- 3) *number* is a simple decimal or hexadecimal number.
  - i) [number] specifies the size of the instantiated component array.
  - ii) [number: number] can only be used for **field** or **signal** (see <u>Clause 6</u>) components.

<u>Table 10</u> defines the hardware signal properties.

Table 10—Hardware signal properties

Property	Behavior/Application	Туре	Dynamic <sup>a</sup>
next	The next value of the <b>field</b> ; the D-input for flip-flops.	reference	Yes
reset	Power on reset value for the <b>field</b> .	numeric or reference	Yes
resetsignal	Name of reset signal (the default is <b>RESET</b> ).	reference	Yes

<sup>&</sup>lt;sup>a</sup>Indicates whether a property can be assigned dynamically.

#### 7.5.1 Semantics

- a) Other than 0 or 0x0, only Verilog-style integers can be used to specify the reset value of a **field**.
- b) A reset value assigned to a **field** with access properties of **sw=r** and **hw=w** without having a write enable shall be reported as a warning.

### 7.5.2 Example

This example shows different types of hardware signal properties set during **field** instantiations.

```
signal {} some_reset;
field { reset = 1'b1; } a;
field {} b=0;
field {} c=0;
c->resetsignal = some_reset;
field {} d=0x0;
d->next = a; // d gets the value of a. D lags a by 1 clock.
field {} e[23:21]=3'b101;
b->reset = 3'b1; // Override the default POR value of b from 101 to 001
```

# 7.6 Software access properties

The software access field properties provide a means of specifying commonly used software modifiers on register fields. All the software properties which are defined as *boolean* values have a default value of **false**. Some of these properties perform operations that directly effect the value of a field (**rclr**, **woset**, and **woclr**), others allow the surrounding logic to effect software operations (**swwe** and **swwel**), and still others allow software operations effecting the surrounding logic (**swmod** and **swacc**).

Table 11 defines the software access properties and uses pseudo-code snippets to define the behaviors. The pseudo-code is of Verilog style and should be interpreted as such. The exact behavior of these properties depends upon the semantics of the HDL generated by a particular SystemRDL implementation, together with the execution environment (e.g., simulator) for that HDL.

Property	Behavior/Application	Type	Dynamic <sup>a</sup>
rclr	Clear on read (field = 0)	boolean	Yes
rset	Set on read (field = all 1's)	boolean	Yes
woset	Write one to set (field = field   write_data).	boolean	Yes
woclr	Write one to clear (field = field & ~write_data).	boolean	Yes
swwe	Software write-enable active high (field = swwe ? new : current).	boolean or reference	Yes
swwel	Software write-enable active low (field = swwel ? current : new).	boolean or reference	Yes
swmod	Assert when field is software written or cleared.	boolean or reference	Yes
swacc	Assert when field is software accessed.	boolean or reference	Yes
singlepulse	The field asserts for one cycle when written 1 and then clears back to 0 on the next cycle. This creates a single-cycle pulse on the hardware interface.	boolean	Yes

Table 11—Software access properties

## 7.6.1 Semantics

- a) swmod indicates a generated output signal shall notify hardware when this field is modified by software. The precise name of the generated output signal is beyond the scope of this document. Additionally, this property may be used on the right-hand side of an assignment to another property.
  - NOTE—Since **rclr** counts as a software write, properties like **swmod** cause the resulting output to be asserted during software reads.
- b) **swacc** indicates a generated output signal shall notify hardware when this field is accessed by software. The precise name of the generated output signal is beyond the scope of this document. Additionally, this property may be used on the right hand side of an assignment to another property.
- c) Fields specified as **rclr** (see <u>Table 11</u>) are treated as **rw** in all cases, even if a field is specified as read-only by software. The **rclr** operation is effectively a special form of write, as a field's value is cleared as a direct result of the software transaction.
- d) **swwe** and **swwel** have precedence over the software access property in determining its current access state, e.g., if a field is declared as **sw=rw**, has a **swwe** property, and the value is currently **false**, the effective software access property is **sw=r**.

<sup>&</sup>lt;sup>a</sup>Indicates whether a property can be assigned dynamically.

- e) When specified, **rclr** resets a field to 0 and not its power-on value.
- f) singlepulse fields shall be instantiated with a width of 1 and the power-on reset value shall be specified as 0.

# 7.6.2 Examples

Example 1

This example applies software properties using implicit and explicit methods of setting the properties.

```
field {
   rclr; // Implicitly set the rclr property to true
   swwe = true; // Explicitly set the swwe property to true
} a;
```

Example 2

This example uses the **default** keyword with these software properties and then overrides them.

# 7.7 Hardware access properties

Hardware access properties can be applied to fields to determine when hardware can update a hardware writable field (**we** and **wel**), generate input pins which allow designers to clear or set the field (**hwclr** and **hwset**) by asserting a single pin, or generate output pins which are useful for designers (**anded**, **ored**, and **xored**).

Write-enable is critical for certain software-writable fields. The clear on read feature (**rclr**, see <u>Table 11</u>) returns the **next** value (see <u>7.5</u>) to software before clearing the field. When not write-enabled, the current value is used instead since the "next" value is the current value. In the case of counters, the write-enable is used to determine when a counter can be incremented.

The **hwenable** and **hwmask** properties can specify a bus showing which bits may be updated after any write-enables, hardware-clears/-sets or counter-increment has been performed. The **hwenable** and **hwmask** properties are similar to **we** and **wel**, but each has unique functionality. The **we** and **wel** act as write enables to an entire field for a single bit or multiple bits. The **hwmask** and **hwenable** are essentially write enables or write masks, but are applied on a bit basis. The priority of assignments a SystemRDL compiler should use is shown in <u>Table 12</u>, which depicts a flow of information from left to right showing the stages that happen when updating a field from its current value to determine its next state value.

A field's width is typically determined when it is instantiated; however, there are times when specifying a field's width up-front is critical. If specified, the **fieldwidth** property forces all instances of the field to be a

specified width. If a field is instantiated without a specified width, the field shall be **fieldwidth** bits wide. It shall be an error if the field is instantiated with an explicitly specified width that differs from the **fieldwidth**.

Table 12—Assignment priority

Event stage ->	Hardware next stage ->	Field next stage ->	Register assign stage
we/wel/intr edge logic	counter incr / counter decr	SW/HW selection	wire / dff assign
counter load / counter we logic	hwset / hwclr		
	intr mask/en/sticky		

<u>Table 13</u> defines the hardware access properties.

Table 13—Hardware access properties

Property	Behavior/Application	Туре	Dynamic <sup>a</sup>
we	Write-enable (active high).	boolean or reference	Yes
wel	Write-enable (active low).	boolean or reference	Yes
anded	Logical AND of all bits in <b>field</b> .	boolean or reference	Yes
ored	Logical OR of all bits in <b>field</b> .	boolean or reference	Yes
xored	Logical XOR of all bits in <b>field</b> .	boolean or reference	Yes
fieldwidth	Determines the width of all instances of the <b>field</b> . This number shall be a numeric. The default value of <b>fieldwidth</b> is 1.	numeric	No
hwelr	Hardware clear. This <b>field</b> need not be declared as hardware-writable.	boolean	Yes
hwset	Hardware set. This <b>field</b> need not be declared as hardware-writable.	boolean	Yes
hwenable	Determines which bits may be updated after any write enables, hardware clears/sets or counter increment has been performed. Bits that are set to 1 will be updated.	sizedNu- meric	Yes
hwmask	Determines which bits may be updated after any write enables, hardware clears/sets or counter increment has been performed. Bits that are set to 1 will not be updated.	sizedNu- meric	Yes

<sup>&</sup>lt;sup>a</sup>Indicates whether a property can be assigned dynamically.

# 7.7.1 Semantics

- a) **we** determines this field is hardware-writable when set, resulting in a generated input which enables hardware access.
- b) **wel** determines this field is hardware-writable when not set, resulting in a generated input which enables hardware access.
- c) we and wel are mutually exclusive.
- d) **hwenable** and **hwmask** are mutually exclusive.

### 7.7.2 Example

This example shows the application of a write-enable and the boolean anded.

# 7.8 Counter properties

SystemRDL defines several special purpose fields, including counters. A *counter* is a special purpose field which can be incremented or decremented by constants or dynamically specified values. Additionally, counters can have properties that allow them to be cleared, set, and indicate various status conditions like **overflow** and **underflow**.

# 7.8.1 Counter incrementing and decrementing

When a **field** is defined as a **counter**, the value stored by the field is the counter's current value. There is an implication of an additional input which shall increment/decrement the counter when asserted. By default, counters are incremented/decremented by one (1), but developers can specify another static or dynamic increment/decrement value. Since the validity or feasibility of an increment/decrement value is determined by the field's width (valid increment values can be of equal or smaller width than the field itself), custom increment values shall be specified after the field has been instantiated and the field's width determined. Once an increment value has been explicitly specified for an instantiated field, the value may not be changed.

Counter incrementing and decrementing in SystemRDL are controlled via the counters **incrvalue/decrvalue** and **incrwidth/decrwidth** properties. The **incrvalue/decrvalue** property defaults to a value of 1, but can be set to any constant that can be represented by the width of the counter. Additionally, the **incrvalue/decrvalue** can be assigned to any **signal** or other **field** in the current address map scope so counters can increment using dynamic or variable values. The **incrwidth/decrwidth** properties can be used as an alternative to **incrvalue/decrvalue** so an external interface can be used to control the **incrvalue/decrvalue** externally from SystemRDL. A SystemRDL compiler shall imply the nature of a counter as a up counter, a down counter, or an up/down counter by the properties specified for that counter field.

Dynamic values may be another field instance in the address map of the same or smaller width, or another signal in the design. If an externally defined signal is used for dynamic incrementing, its input is inferred to have the same width as the counter.

Additionally, the properties **incr** and **decr** can be used to control the increment and decrement events of a counter. These do not control the increment or decrement values, as **incrvalue** and **decrvalue**, but the actual increment of the counter (as shown in *Example 2*). These properties can be only be assigned as references to another component.

Example 1

This shows counter incrementing and decrementing.

#### Example 2

This example uses **incr** to connect two 16-bit counters together to create a 32-bit counter.

```
field some_counter {
  counter;
 we:
};
                                                  // End of Reg: some counter
req some counter req {
 regwidth=16;
  some counter count[16]=0; // Create 16 bitcounter POR to 0
                                                         // End of Reg:
// Example 32 bit up counter
some counter reg
                     count1 low;
some_counter_reg
                     count1_high;
count1_high.count->incr = count1_low.count->overflow;
// Daisy chain the counters together to create a 32 bit counter from the 2
// 16 bit counters
```

### 7.8.2 Counter saturation and threshold

Counters are unsaturated by default, e.g., a 4-bit counter with a value of 0xf that is incremented by 1 has the value 0x0. This is referred to as *rolling over*. The value of a saturated counter shall never exceed the saturation value (either statically or dynamically assigned). By default, saturated counters saturate at the maximum value the counter can hold without rolling over. Assigning a static or dynamic saturated value is similar to assigning increment/decrement values, see 7.8.1.

Counters in SystemRDL may have an optional (static or dynamic) threshold value. The **threshold** property does not cap the value of a counter in the way **saturate** does; instead, threshold counters are inferred to contain an output which designates whether the counter's value exceeds the threshold. See also <u>7.8.1</u>.

saturate and threshold counters may be used individually and specified in any order.

## Example 1

This shows counter saturation and thresholds.

Besides assigning values or references to the **saturate** or **threshold** properties on the left-hand side of an assignment in SystemRDL, these properties can also be referenced on the right-hand side of an expression to indicate the threshold has been crossed or the counter has saturated. This is often useful for generating an interrupt indicating a specific condition has occurred.

### Example 2

This shows right-hand side usage of **saturate** and **threshold**.

Counters can also use the properties **underflow** and **overflow** to indicate the counter has rolled over. These are useful for many applications such as generating an interrupt based on a counter overflow/underflow.

## Example 3

This shows **overflow** and **underflow** counter properties.

```
field counter_f { counter; };
field {} has_overflowed;
```

```
counter_f count1[5]=0; // Defines a 5 bit counter from 6 to 1
count1->incrthreshold=5'hF;
has_overflowed = count1->overflow;
```

<u>Table 14</u> defines the counter field properties.

Table 14—Counter field properties

Property	Behavior/Application	Туре	Dynamic <sup>a</sup>
counter	Field implemented as a counter.	boolean	Yes
threshold	A comparison value or the result of a comparison. See also: <u>7.8.2.1</u> . This is the same as <b>incrthreshold</b> .	numeric or reference	Yes
saturate	A comparison value or the result of a comparison. See also: <u>7.8.2.1</u> . This is the same as <b>incrsaturate</b> .	numeric or reference	Yes
incrthresh- old	A comparison value or the result of a comparison. See also: <u>7.8.2.1</u> . This is the same as <b>threshold</b> .	numeric or reference	Yes
incrsaturate	A comparison value or the result of a comparison. See also: <u>7.8.2.1</u> . This is the same as <b>saturate</b> .	numeric or reference	Yes
overflow	Overflow signal asserted when counter overflows or wraps.	reference	Yes
underflow	Underflow signal asserted when counter underflows or wraps.	reference	Yes
incrvalue	Increment counter by specified value.	numeric or reference	Yes
incr	References the <b>counter</b> 's increment signal. Use to actually increment the counter, i.e, the actual counter increment is controlled by another component or signal (active high).	reference	Yes
incrwidth	Width of the interface to hardware to control incrementing the counter externally.	numeric	Yes
decrvalue	Decrement counter by specified value.	numeric or reference	Yes
decr	References the <b>counter</b> 's decrement signal. Use to actually decrement the counter, i.e, the actual counter decrement is controlled by another component or signal (active high).	reference	Yes
decrwidth	Width of the interface to hardware to control decrementing the counter externally.	numeric	Yes
decrsatu- rate	A comparison value or the result of a comparison. See also: 7.8.2.1.	numeric or reference	Yes
decrthresh- old	A comparison value or the result of a comparison. See also: <u>7.8.2.1</u> .	numeric or reference	Yes

<sup>&</sup>lt;sup>a</sup>Indicates whether a property can be assigned dynamically.

# 7.8.2.1 Semantics

- a) **incrwidth** and **incrvalue** are mutually exclusive (per **counter**).
- b) **decrwidth** and **decrvalue** are mutually exclusive (per **counter**).
- c) The default value of **incrsaturate** is the *maximum value* (2^(number of counter bits) -1) of the counter.

d) The default value of incrthreshold is the maximum value (2^(number of counter bits) -1) of the counter.

- e) The default value of **decreaturate** is 1.
- f) The default value of **decrthreshold** is 1.
- g) **incrthreshold/decrthreshold** used on the left-hand side of an assignment in SystemRDL assigns the counter's threshold to the number or reference specified in the right-hand side of the assignment.
- h) incrsaturate/decrsaturate used on the left-hand side of an assignment in SystemRDL assigns the counter's saturation property to the number or reference specified in the right-hand side of the assignment.
- i) incrthreshold/decrthreshold used on the right-hand side of an assignment in SystemRDL is referencing the counter's threshold output, which is a single bit value indicating whether the threshold has been crossed. This value shall only be asserted to 1 when the value is exactly the threshold value specified.
- j) incrsaturate/decrsaturate used on the right-hand side of an assignment in SystemRDL is referencing the counter's saturate output, which is a single bit value indicating whether the saturation has occurred. This value shall only be asserted to 1 when the value of the counter matches exactly the saturation value specified.

## 7.8.2.2 Example

See *Examples 1 - 3* in <u>7.8.2</u>.

# 7.9 Interrupt properties

Designs often have a need for interrupt signals for various reasons, e.g., so software can disable or enable various blocks of logic when errors occur. *Interrupts* are unlike most **field** properties in that they operate on both the register level and the field level. Any register which instantiates an interrupt field (a field with the **intr** property specified) is considered an interrupt register. Each *interrupt register* has an associated interrupt signal which is the logical OR of all interrupt fields in the register (post-masked/enabled if the fields are masked or enabled). By default, this interrupt signal is inferred as an output; however, register files and/or address maps can be used to further aggregate these interrupts (see <u>Clause 9</u>, <u>Clause 10</u>, and the hierarchical interrupt example in <u>14.2</u>). Interrupts may be masked, or enabled by other **fields** or externally defined **signals**—they have an easy way of being turned on and off by software if desired.

By default, all interrupt fields have the **stickybit** property; this can be suppressed (using **nonsticky**) or changed to **sticky**. The **stickybit** and **sticky** properties are similar as they both define a field as *sticky*, meaning once hardware or software has written a one (1) into any bit of the field, the value is stuck until software clears the value (using a write or clear on read). The difference between **stickybit** and **sticky** is each bit in a **stickybit** field is handled individually, whereas **sticky** applies a sticky state to all bits in an instantiated field (which is useful when designers need to store a multi-bit value, such as an address). For single-bit fields, there is no difference between **stickybit** and **sticky**.

By default, all interrupts are level-triggered, i.e., the interrupt is triggered at the positive edge of the clock if the **next** value of the interrupt field is asserted. Since interrupts are typically **stickybit**, the value is latched and held until software clears the interrupt. The edge-interrupt triggering mechanisms (**posedge**, **negedge**, and **bothedge**), like level-triggered interrupts, are synchronous.

A **nonsticky** interrupt is typically used for hierarchical interrupts, e.g., a design has a number of interrupt registers (meaning a number of registers with one or more interrupt fields instantiated within). Rather than promoting a number of interrupt signals, the developer can specify an aggregate interrupt register (typically unmasked, though a **mask/enable** may be specified) containing the same number of fields as there are interrupt signals to aggregate. Each field is defined as a **nonsticky** interrupt and the **next** value of each

interrupt is directly assigned an interrupt pin for each interrupt register to be aggregated. Interrupt types are defined with modifiers to the **intr** property. These modifiers are not *booleans* and are only valid in conjunction with the **intr** keyword. The **nonsticky** modifier can be used in conjunction with **posedge**, **negedge**, **bothedge**, and **level**.

The syntax for a interrupt property modifiers appears as follows.

```
[nonsticky] [posedge | negedge | bothedge | level] intr;
```

Table 15 lists and describes the available interrupt types.

Table 15—Interrupt types

Interrupt	Description
posedge	Interrupt when next goes from low to high.
negedge	Interrupt when next goes from high to low.
bothedge	Interrupt when next changes value.
level	Interrupt while the next value is asserted and maintained (the default).
nonsticky	Defines a non-sticky (hierarchical) interrupt; the associated interrupt field shall not be locked. This modifier can be specified in conjunction with the other interrupt types.

Further more there are additional interrupt properties that can be used to mask or enable an interrupt. The **enable**, **mask**, **haltenable**, and **haltmask** keywords (see <u>Table 16</u>) are all properties of type *reference* that are used to point to other fields or signals in the SystemRDL description. The **mask** and **haltmask** properties can be assigned to **fields** and used to control the propagation of an interrupt. If an interrupt bit is set and connected to a **mask/enable**, the interrupt's final value is gated by the **mask/enable**. The logical description of this operation is

```
final interrupt value = interrupt value & enable;
final interrupt value = interrupt value & !mask;
final halt interrupt value = interrupt value & haltenable;
final halt interrupt value = interrupt value & !haltmask.
//Further information on interrupts and their behavior as well a more complete
//example can be found in <a href="#ref14.2">14.2</a>.
```

## Example

```
field {
          desc = "A Packet with an invalid length has been received";
          level intr;
        } len error = 0x0;
                                                      // End of Reg: block int
};
reg block_int_en_r {
        name = "Example Block Interrupt Enable Register";
        desc = "This is an example of an IP Block with 3 int events";
      default hw=na;
                                                 // HW can't access the enables
       default sw=rw;
                                                        // SW can control them
        field {
             desc = "Enable: A Packet with a CRC Error has been received";
   // Enable
        } crc_error = 0x1;
        field {
                desc = "Enable: A Packet with an invalid length has been
   received";// Enable
        } len error = 0x1;
};
                                                 // End of Reg: block int en r
reg block halt en r {
        name = "Example Block Halt Enable Register";
        desc = "This is an example of an IP Block with 3 int events";
      default hw=na;
                                                 // HW can't access the enables
       default sw=rw;
                                                        \ensuremath{//} SW can control them
        field {
          desc = "Enable: A Packet with a CRC Error has been received";
        } crc error = 0x0; // not a fatal error do not halt
        field {
          desc = "Enable: A Packet with an invalid length has been received";
        } len error = 0x0; // not a fatal error do not halt
};
                                                // End of Reg: block halt en r
// Block A Registers
  block int r
                   block a int; // Instance the Leaf Int Register
                   block_a_int_en; // Instance the corresponding Int
  block_int_en_r
                                  //Enable Register
  block_halt_en_r block_a_halt_en; // Instance the corresponding halt
                                  //enable register
  // This block connects the int bits to their corresponding int enables and
  //halt enables
  block a int.crc error->enable = block a int en.crc error;
  block_a_int.len_error->enable = block_a_int_en.len_error;
  block a int.multi bit ecc error->enable =
   block_a_int_en.multi_bit_ecc_error;
  block a int.crc error->haltenable = block a halt en.crc error;
  block a int.len error->haltenable = block a halt en.len error;
  block_a_int.multi_bit_ecc_error->haltenable =
   block_a_halt_en.multi_bit_ecc_error;
```

<u>Table 16</u> defines the interrupt properties.

Table 16—Field access interrupt properties

Property	Behavior/Application	Туре	Dynamic <sup>a</sup>
intr	Interrupt, part of interrupt logic for a register.	boolean	Yes
enable	Defines an interrupt enable (the inverse of <b>mask</b> ); i.e., which bits in an interrupt field are used to assert an interrupt.	reference	Yes
mask	Defines an interrupt mask (the inverse of <b>enable</b> ); i.e., which bits in an interrupt field are not used to assert an interrupt.	reference	Yes
haltenable	Defines a halt enable (the inverse of <b>haltmask</b> ); i.e., which bits in an interrupt field are set to de-assert the halt out.	reference	Yes
haltmask	Defines a halt mask (the inverse of <b>haltenable</b> ); i.e., which bits in an interrupt field are set to assert the halt out.	reference	Yes
sticky	Defines the entire field as sticky; i.e., the value of the associated interrupt field shall be locked until cleared by software (write or clear on read).	boolean	Yes
stickybit	Defines each bit in a field as sticky (the default); i.e., the value of each bit in the associated interrupt field shall be locked until the individual bits are cleared by software (write or clear on read).	boolean	Yes

<sup>&</sup>lt;sup>a</sup>Indicates whether a property can be assigned dynamically.

### 7.9.1 Semantics

- a) enable and mask are mutually exclusive.
- b) haltenable and haltmask are mutually exclusive.
- c) **nonsticky, sticky**, and **stickybit** are mutually exclusive.
- d) The **sticky** and **stickybit** properties are normally used in the context of interrupts, but may be used in other contexts as well.
- e) Assignments of **signals** or **fields** to the **enable**, **mask**, **haltenable**, and **haltmask** properties shall be of the same bit width as the **field**.
- f) **posedge**, **negedge**, **bothedge**, and **level** are only valid if **intr** is true and can only be specified as modifiers to the **intr** property—they cannot be specified by themselves.
- g) **posedge**, **negedge**, **bothedge**, and **level** are mutually exclusive.

# 7.9.2 Example

This example illustrates the use of **sticky** and **stickybit** interrupts.

```
field { level intr; } some_int=0;
field {} some_mask = 1'b1;
field {} some_enable = 1'b1;

some_int->mask = some_mask;
some_int->haltenable = some_enable;

field { level intr; rclr;} a_multibut_int[4]=0;
// Individual bits being set 1 will
// Accumulate as this is stickybit by default
```

```
field { posedge intr; sticky; woclr; } some_multibit_int[4]=0;
// This field will hold the first value written to it until its cleared by
// writing ones
```

# 7.10 Miscellaneous field properties

There are additional properties for **field**s which do not fall into any of the previous categories. This subclause describes these additional miscellaneous properties.

- a) The **encode** property enumerates a **field** definition for additional clarification purposes. **encode** can only be applied to a validly scoped component of type **enum** (see <u>12.2</u>).
- b) The **precedence** property specifies how contention issues are resolved during field updates, e.g., a field which has **hw=rw** and **sw=rw**.
  - 1) **precedence** = **sw** (the default) indicates software takes precedence over hardware on accessing registers (over the **hw** accesses of type **we**, **wel**, **incrvalue**, **hwset**, and **hwclr**). This is a field-only property and does not effect the other fields in the register.
  - 2) **precedence** = **hw** indicates hardware takes precedence over software on accessing registers (on the **hw** accesses of type **we**, **we**l, **incrvalue**, **hwset**, and **hwclr**). This is a field-only property and does not effect the other fields in the register.
  - 3) In some cases of collisions between hardware and software, both operations can be satisfied, but this is beyond the scope of the SystemRDL specification and such behavior is undefined.

<u>Table 17</u> details the miscellaneous field properties.

Table 17—Miscellaneous properties

Property	Behavior/Application	Type	Dynamic <sup>a</sup>
encode	Binds an enumeration to a field.	reference to enum	Yes
precedence	Controls whether precedence is granted to hardware (hw) or software when contention occurs (sw).	hw   sw	Yes

<sup>&</sup>lt;sup>a</sup>Indicates whether a property can be assigned dynamically.

# 7.10.1 Semantics

- a) An **encode** property shall be assigned to an **enum** type.
- b) The field's width and the enumeration's width shall be identical when assigning the **encode** property to the **enumeration**.

## **7.10.2 Example**

This example shows precedence and encode.

# 8. Register component

In SystemRDL, a *register* is defined as a set of one or more SystemRDL field instances that are atomically accessible by software at a given address. A register definition specifies its width and the types and sizes of the fields that fit within that width (the register file and address map components determine address allocation; see <u>Clause 9</u> and <u>Clause 10</u>).

Registers can be instantiated in three forms.

- internal implies all register logic is created by the SystemRDL compiler for the instantiation (the default form).
- external signifies the register/memory is implemented by the designer and the interface is inferred
  from instantiation. External registers are used for complex or proprietary memory (e.g., RAM and
  ROM).
- alias allows software to access another register with different properties (i.e., read, write, woclr, etc.). Alias registers are typically used for debug registers, where designers want to allow backdoor access to registers and memories that should not be touched by software, except for testing. SystemRDL allows designers to specify alias registers for internal or external registers.

# 8.1 Defining and instantiating registers

Register components (reg) have the same definition and instantiation syntax as other SystemRDL components; see 5.1.

## 8.1.1 Semantics for all registers

- a) Within a register, the only components that can be instantiated are **field** components and **signals**.
- b) At least one **field** shall be instantiated within a register.
- c) Field instances shall not occupy overlapping bit positions within a register.
- d) Field instances shall not occupy a bit position exceeding the MSB of the register. The default width of a register (**regwidth**) is 32 bits.
- e) All registers shall have a width =  $2^N$ , where N > = 3.
- f) Field instances that do not have explicit bit positions specified are automatically inferred based on the **addrmap** mode of **lsb0** (the default) or **msb0**.

# 8.2 Instantiating internal registers

Registers whose implementation can be built by a SystemRDL compiler are called internal registers.

#### 8.2.1 Semantics

Registers shall be instantiated as internal registers by placing the **internal** keyword before the register type name or instantiating the component as described in 5.1.

a) A definitive definition of an internal register appears as follows.

```
reg reg_name {[reg_body;]*};
[internal] reg_name reg_instance [number];
```

where

- 1) reg name is the user-specified register name.
- 2) reg body is one or more of the following:

- i) a valid register property
- ii) a component definition for a field, signal, or enum component
- iii) a component instantiation for a field or a signal.
- 3) reg instance is the user-specified name for instantiation of the component.
- 4) *number* is a simple decimal or hexadecimal number. [*number*] specifies the size of the instantiated component array.
- b) An anonymous definition (and instantiation) of an internal register appears as follows.

```
[internal] reg {[reg_body;]*} reg_instance [number];
```

where

- 1) reg body is one or more of the following:
  - i) a valid register property
  - ii) a component definition for a field, signal, or enum component
  - iii) a component instantiation for a field or a signal.
- 2) each property is specified as a name=value pair, e.g., name="foo" (see 5.1.3.1).
- 3) reg instance is the user-specified name for instantiation of the component.
- 4) *number* is a simple decimal or hexadecimal number. [*number*] specifies the size of the instantiated component array.

#### 8.2.2 Example

This example illustrates the definition and instantiation of internal registers.

```
reg myReg { field {} data[31:0]; };
internal myReg extReg; // single internal register
myReg extArray[32]; // internal register array of size 32
```

# 8.3 Instantiating external registers

SystemRDL can describe a register's implementation as external, which is applicable for large arrays of registers and provides an alternate implementation to what a SystemRDL compiler might provide. *External registers* are identical to internal registers, except the actual implementation of the register is not created by the compiler and the fields of an external register are not inferred to be implemented as wires and flip-flops.

#### 8.3.1 Semantics

Registers shall be instantiated as external registers by placing the keyword **external** before the register type name or by instantiating the component as described in <u>5.1</u>.

a) A definitive definition of an external register appears as follows.

```
reg reg_name {[reg_body;]*};
external reg_name reg_instance [number];
```

where

- 1) reg name is the user-specified register name.
- 2) reg body is one or more of the following:
  - i) a valid register property
  - ii) a component definition for a field, signal, or enum component
  - iii) a component instantiation for a field or a signal.
- 3) reg\_instance is the user-specified name for instantiation of the component.

- 4) *number* is a simple decimal or hexadecimal number. [*number*] specifies the size of the instantiated component array.
- b) An anonymous definition (and instantiation) of an external register appears as follows.

```
external reg {[reg_body;]*} reg_instance [number];
where
```

- 1) reg body is one or more of the following:
  - i) a valid register property
  - ii) a component definition for a field, signal, or enum component
  - iii) a component instantiation for a field or a signal.
- 2) each *property* is specified as a *name=value* pair, e.g., name="foo" (see <u>5.1.3.1</u>).
- 3) reg instance is the user-specified name for instantiation of the component.
- 4) number is a simple decimal or hexadecimal number.[number] specifies the size of the instantiated component array.

## 8.3.2 Example

This example illustrates the definition and instantiation of **external** registers.

```
reg myReg { field {} data[31:0]; };
external myReg extReg; // single external register
external myReg extArray[32]; // external register array of size 32
```

# 8.4 Instantiating alias registers

An *alias register* is a register that appears in multiple locations of the same address map. It is physically implemented as a single register such that a modification of the register at one address location appears at all the locations within the address map. The accessibility of this register may be different in each location of the address block.

Alias registers are allocated addresses like physical registers and are decoded like physical registers, but they perform these operations on a previously instantiated register (called the *primary register*). Since alias registers are not physical, hardware access and other hardware operation properties are not used. Software access properties for the alias register can be, and typically are, different from the primary register.

#### 8.4.1 Semantics

Registers shall be instantiated as alias registers by placing the keyword alias before the register type name.

a) An instanciation of an alias register appears as follows.

```
reg reg_name {[reg_body;]*};
reg_name reg_primary_inst;
alias reg_primary_inst reg_name reg_instance;
where
```

- 1) reg name is the user-specified register name.
- 2) reg body is one or more of the following:
  - i) a valid register property
  - ii) a component definition for a field, signal, or enum component
  - iii) a component instantiation for a **field** or a **signal**.

- 3) reg instance is the user-specified name for instantiation of the component.
- 4) reg primary inst is the primary register to which the alias is bound
- b) Every field in the alias register needs to have the same name as a **field** in the primary register and the two fields shall have the same position and size in each (corresponding) register.
- c) The alias register is not required to have all the fields from the primary register.
- d) The alias register shall have the same width as the primary register.
- e) Hardware-related properties on aliases shall not be modified.

## 8.4.2 Example

This example shows the usage of register aliasing and how the primary register and its alias can have different properties.

```
reg some_intr_r { field { level intr; hw=w; sw=r; woclr; } some_event };
addrmap foo {
    some_intr_r event1;
    // Create an alias for the DV team to use and modify its properties
    // so that DV can for interrupt events and allow more rigorous structural
    // testing of the interrupt.
    alias event1 some_intr_r event1_for_dv;
        event1_for_dv.some_event->sw=rw;
        event1_for_dv.some_event->woclr = false;
};
```

# 8.5 Register properties

<u>Table 18</u> lists and describes the register properties.

Table 18—Register properties

Tuble 10 Hogistor proportion			
Property	Implementation/Application	Туре	Dynamic <sup>a</sup>
regwidth	Specifies the bit-width of the register (power of two).	numeric	No
accesswidth	Specifies the minimum software access width (power of two) operation that may be performed on the register.	numeric	Yes
errextbus	The associated register has error input.	numeric	Yes
intr	Represents the inclusive OR of all the interrupt bits in a register after any <b>field enable</b> and/or <b>field mask</b> logic has been applied.	reference	Yes
halt	Represents the inclusive OR of all the interrupt bits in a register after any <b>field haltenable</b> and/or <b>field haltmask</b> logic has been applied.	reference	Yes
shared	Defines a register as being shared in different address maps. This is only valid for <b>register</b> components and shall only be applied to shared components. See <u>10.4</u> for more information.	boolean	No

<sup>&</sup>lt;sup>a</sup>Indicates whether a property can be assigned dynamically.

## 8.5.1 Semantics

- a) All registers shall have a **regwidth** =  $2^N$ , where N >= 3.
- b) All registers shall have a **accesswidth** =  $2^N$ , where N > = 3.
- c) The value of the **accesswidth** property shall not exceed the value of the **regwidth** property.
- d) The default value of the **accesswidth** property shall be identical to the width of the register.

- e) Partial software reads of a non-clear on read field are valid.
- f) Any field that is software-writable or clear on read shall not span multiple software accessible sub-words (e.g., a 64-bit register with a 32-bit access width may not have a writable field with bits in both the upper and lower half of the register).
- g) If a register instance is not explicitly assigned an address, a compiler needs to automatically assign the address (see 10.3).
- h) **errextbus** is only valid for external registers.

## 8.5.2 Example

These are examples of using register properties.

```
reg my64bitReg { regwidth = 64;
    field {} a[63:0]=0;
};
reg my32bitReg { regwidth = 32;
    accesswidth = 16;
    field {} a[16]=0;
    field {} b[16]=0;
};
```

# 8.6 Understanding field ordering in registers

Users can specify bit ordering implicitly and explicitly in two different ways. These approaches are called **msb0** and **lsb0** in SystemRDL (see <u>Table 21</u>). Users who specifically specify bit indexes when instantiating fields in registers do not need to specify one of these attributes, as the explicit indices imply one of these bit ordering schemes. See also <u>Clause 14</u>.

a) The syntax:

```
field_type field_instance [high:low] implies the use of lsb0 ordering (the default)
```

b) Alternately:

```
field_type field_instance [low:high]
implies the use of msb0 ordering
```

where

- 1) *low* and *high* are *unsizedNumerics*;
- 2) low == high implies a single bit field at the specified location;
- 3) for multi-bit fields, low < high.
- 4) The left-value is the index of the most significant bit of the field; the right-value is the index of is the least significant bit of the field.

If a form specifying only a field's size is used, understanding how a SystemRDL compiler assigns **field**s is important. Fields are packed contiguously, end-to-end, starting at index 0 for **lsb0** registers and starting at index **regwidth** -1 in **msb0** registers.

### 8.6.1 Semantics

- a) Both the [low:high] and [high:low] bit specification forms shall not be used together in the same register.
- b) As long as all the registers in an address map are consistently **msb0** or **lsb0**, no explicit **msb0** or **lsb0** property needs to be defined.

c) Setting lsb0=true implies msb0=false; setting msb0=true implies lsb0=false.

# 8.6.2 Examples

This example shows how fields are packed when using **lsb0** bit ordering.

This example shows how fields are packed when using **msb0** bit ordering.

# 8.7 Understanding interrupt registers

As discussed in 7.9, the field property **intr** also affects registers. Any register that contains an interrupt field has two implied properties: **intr** and **halt**. These properties are outputs of the register. The **intr** register property represents the inclusive OR of all the interrupt bits in a register after any **field enable** and/or **field mask** logic has been applied. The **halt** register property represents the inclusive OR of all the interrupt bits in a register after any **field haltenable** and/or **field haltmask** logic has been applied.

#### 8.7.1 Semantics

- a) The **intr** and **halt** register properties are outputs; they should only occur on the right-hand side of an assignment in SystemRDL.
- b) The **intr** property shall always be present on a **intr** register even if no mask or enables are specified.
- c) The **halt** property shall only be present if **haltmask** or **haltenable** is specified on at least one **field** in the register.

# 8.7.2 Example

This example connects an implicit **intr** output property to another field.

```
reg {
  field { intr; } some_intr;
  field { intr; } some_other_intr;
} some_intr_reg;
reg {
  field {} a;
} some_status_reg;
some_satus_reg.a->next = some_intr_reg->intr;
```

# 9. Register file component

A *register file* is as a logical grouping of one or more register and register file instances;. The register file provides address allocation support, which is useful for introducing an address gap between registers. The only difference between the register file component (**regfile**) and the **addrmap** component (see <u>Clause 10</u>) is an **addrmap** defines an RTL implementation boundary where the **regfile** does not. Consequently, all the address allocation support described in this clause also applies to address maps. Since **addrmap**s define a implementation block boundary, there are some specific properties that are only specified for address maps (see <u>Clause 10</u>) and not specified for **regfile**s.

# 9.1 Defining and instantiating register files

Register file components have the same definition as other SystemRDL components; see <u>5.1.1</u>. Register files introduce the concepts of address allocation and their supporting operators. These address allocation operators are applied after the instance name of the component. All addressing in SystemRDL is done based on byte addresses.

a) A definitive definition of a register (file) instantiation appears as follows.

```
regfile regfile_name {[regfile_body;]*};
[internal | external] regfile_name regfile_instance [[number]] [addr_alloc];
```

#### where

- 1) regfile\_name is the user-specified regfile name.
- 2) regfile\_body is one or more of the following:
  - i) a valid register file property
  - ii) a component definition for a field, reg, regfile, signal, or enum component
  - iii) a component instantiation for a reg, regfile, or signal.
- 3) regfile instance is the user-specified name for instantiation of the component.
- 4) *number* is a simple decimal or hexadecimal number; [*number*] specifies the size of the instantiated component array.
- 5) addr alloc is an address allocation operator (see Table 19).
- b) An anonymous definition (and instantiation) of a register (file) appears as follows.

```
[internal | external] [regfile] {[regfile_body;]*}
regfile_instance [[number]] [addr_alloc];
```

#### where

- 1) regfile body is one or more of the following:
  - a valid register file property
  - ii) a component definition for a field, reg, regfile, signal, or enum component
  - iii) a component instantiation for a reg, regfile, or signal.
- 2) regfile\_instance is the user-specified name for instantiation of the component.
- number is a simple decimal or hexadecimal number;
   [number] specifies the size of the instantiated component array.
- 4) addr\_alloc is an address allocation operator whose syntax is specified as follows (see also Table 19).

```
[aunsizedNumeric | %= unsizedNumeric] [+=unsizedNumeric]
```

When instantiating **registers** or **regfile**s in a **regfile**, the address may be assigned using one of the address allocation (*addr\_alloc*) operators in <u>Table 19</u>.

Table 19—Address allocation operators

Property	Implementation/Application
@ unsizedNumeric	Specifies a specific address for the component instance.
+= unsizedNumeric	Specifies the address increment when instantiating an array of components (controls the spacing of the components). The address increment is relative to the previous instance's address.
%= unsizedNumeric	Specifies the alignment of the next address when instantiating a component (controls the alignment of the components). The address increment is relative to the previous instance's address.

#### 9.1.1 Semantics

- a) Addresses in SystemRDL are always byte addresses.
- b) Within a register file, the only components that can be instantiated shall be a register file, a register, and/or signal components.
- c) At least one register shall be instantiated within a register file.
- d) Addresses are assigned in incrementing order.
- e) The operator %= is a more localized version of alignment (see <u>Table 20</u>).
- f) Only *unsizedNumerics* may be used for address specification (see <u>Table 4</u>).
- g) The += operator is only used when instantiating arrayed reg, regfile or addrmap components.
- h) The @ and %= operators are mutually exclusive.
- i) A regfile may contain heterogeneous internal, external, and alias registers.
- j) A **regfile** cannot be prefixed by **alias**. Only individual registers can be aliased..
- k) If a regfile is declared internal, all registers in it other than alias registers are coerced to be internal, regardless of any internal or external declaration on the register instantiations. Similarly, if the regfile is declared external, all registers are coerced to be external; in this case, aliased registers need to be handled externally as well. If the regfile is not declared as either, the register instances are internal, alias, or external according to their individual declarations.

#### 9.1.2 Examples

The following set of examples demonstrate the usage of the operators defined in <u>Table 19</u>. The final addresses (as indicated in the comments in the example) are valid for an addressing mode called **regalign**, which is the default addressing mode (see <u>Clause 10</u>), with the default **regwidth=**32.

#### Example 1

Using the @ operator.

### Example 2

```
Using the += operator.
```

## Example 3

Using the %= operator.

# 9.2 Register file properties

Table 20 lists and describes the register file properties.

Table 20—Register file properties

Property	Implementation/Application	Туре	Dynamic <sup>a</sup>
alignment	Specifies alignment of all instantiated components in the associated register file.	unsized- Numeric	No
sharedext- bus	Forces all external registers to share a common bus.	boolean	No

<sup>&</sup>lt;sup>a</sup>Indicates whether a property can be assigned dynamically.

#### 9.2.1 Semantics

- a) All **alignment** values shall be a power of two (1, 2, 4, etc.) and shall be in units of bytes.
- b) The default for **alignment** is the address (of the register file) aligned to the width of the component being instantiated (e.g., the address of a 64-bit register is aligned to the next 8-byte boundary).
- c) The **sharedextbus** property is only relevant when dealing with multiple external components.
- d) If a register file instance is not explicitly assigned an address, an application needs to automatically assign the address.

# 9.2.2 Example

This example shows an application of register file component properties.

# 10. Address map component

An address component map (addrmap) contains registers, register files, and/or other address maps and assigns a virtual address or final addresses; this map defines the boundaries of an implementation (e.g., RTL). A virtual address is used on an address map that is intended to be used as a component in a higher-level, or hierarchical, address map. A final address is used for the top-level address map (one that is not contained in any other address maps). There is no difference in how addresses are specified. All addresses are virtual until the root of the tree is reached. Address allocation support in addrmaps is identical to regfiles (see Clause 9), except for the exceptions noted in this clause.

#### 10.1 Introduction

During generation, the address map can be converted into an HDL module. All registers and fields instantiated within an address map file shall be generated within this module. Therefore, some properties are only valid for **addrmaps** and not for **regfiles**. Other than these properties and their suggested behavior, there is no difference between address maps and register files.

# 10.2 Defining and instantiating address maps

Address map components have the same definition and instantiation syntax as other SystemRDL components; see <u>5.1</u>. The address allocation operators are shown in <u>Table 19</u>.

### 10.2.1 Semantics

- a) The components instantiated within an address map shall be registers, register files, or address maps.
- b) At least one register, register file, or address map shall be instantiated within an address map.
- c) If a register, register file, or address map instance is not explicitly assigned an address, a compiler implementing SystemRDL needs to automatically assign the address. This address is determined by the **alignment** and **addressing** properties (see <u>Table 19</u>), and the += and %= operators (see <u>Table 21</u>).

### 10.2.2 Example

See the examples in 9.1.2.

### 10.3 Address map properties

A compiler generating an implementation based on SystemRDL has to create an external interface for each external component created. The **sharedextbus** property can be used to combine multiple external components into a single interface.

The other critical aspect to understand about address maps is how the global addressing modes work. There are three addressing modes defined in SystemRDL: **compact**, **regalign**, and **fullalign**.

#### a) compact

Specifies the components are packed tightly together while still being aligned to the **accesswidth** parameter.

Example 1

Sets accesswidth=32

#### Example 2

#### Sets accesswidth=64

# b) regalign

Specifies the components are packed so each each component's start address is a multiple of its size (in bytes). Array elements are aligned according to the individual element's size (this results in no gaps between the array elements). This generally results in simpler address decode logic.

# Example 3

Uses the default accesswidth of 32

#### c) fullalign

The assigning of addresses is similar **regalign**, except for arrays. The alignment value for the first element in an array is the size in bytes of the whole array (i.e., the size of an array element multiplied by the number of elements), rounded up to nearest power of two. The second and subsequent elements are aligned according to their individual size (so there are no gaps between the array elements).

#### Example 4

Uses the default accesswidth of 32

<u>Table 21</u> describes the address map properties.

Table 21—Address map properties

Property	Implementation/Application	Туре	Dynamic <sup>a</sup>
alignment	Specifies alignment of all instantiated components in the address map.	unsized- Numeric	No
sharedext- bus	Forces all external registers to share a common bus.	boolean	No
bigendian	Uses big-endian architecture in the address map.	boolean	Yes
littleendian	Uses little-endian architecture in the address map.	boolean	Yes
addressing	Controls how addresses are computed in an address map.	address- ingType	No
rsvdset	The read value of all fields not explicitly defined is set to 1 if <b>rsvdset</b> is <i>True</i> ; otherwise, it is set to 0.	boolean	No
rsvdsetX	The read value of all fields not explicitly defined is unknown if <b>rsvd-setX</b> is <i>True</i> . <b>rsvdsetX</b> takes precedence over <b>rsvdset</b> .	boolean	No
msb0	Specifies register bit-fields in an address map are defined as 0: N versus N: 0. This property effects all fields in an address map.	boolean	No
lsb0	Specifies register bit-fields in an address map are defined as N: 0 versus 0:N. This property effects all fields in an address map. This is the default.	boolean	No

<sup>&</sup>lt;sup>a</sup>Indicates whether a property can be assigned dynamically.

### 10.3.1 Semantics

- a) The default for the **alignment** shall be the address is aligned to the width of the component being instantiated (e.g., the address of a 64-bit register is aligned to the next 8-byte boundary).
- b) All **alignment** values shall be a power of two (1, 2, 4, etc.) and shall be in units of bytes.
- c) The **sharedextbus** property is only relevant when dealing with multiple external components.
- d) **regalign** is identical to **compact**, except when dealing with **regfiles** or **addrmaps**. If an array of components is 256 items deep and 8 bytes wide, then the next address is (addr[2:0] == 0) and it is only aligned to the size of the **regfile**, not the total size of the array.
- e) **fullalign** is identical to **compact**, except when dealing with **regfiles** or **addrmaps**. If an array of components is 256 items deep and 8 bytes wide, then the next address is aligned to 256\*8 or 2048.
- f) **rsvdsetX** does not effect SystemRDL generated implementations; it can be used to verify legacy designs which do not have consistent data values for reserved fields.
- g) msb0 and lsb0 are mutually exclusive.
- h) **msb0** and **lsb0** are required for address maps that use relative size versus explicit indexes for fields in registers.

- i) msb0 and lsb0 are also required on address maps that instance registers defined in the global scope.
- j) The **bigendian** and **littleendian** properties are used for controlling byte ordering in generated code and have no effect on bit ordering or the SystemRDL code itself. These properties are purely information for a back-end generator.

## 10.3.2 Example

See the examples shown in 10.3.

# 10.4 Defining bridges or multiple view address maps

There are often scenarios in modern designs where a register needs to be connected to two or more different buses and accessed differently; <u>Table 22</u> lists and describes these address map bridge properties.

Tab	le	22—B	ridge	properties
-----	----	------	-------	------------

Property	Implementation/Application	Туре	Dynamic <sup>a</sup>
bridge	Defines the parent address map as being a bridge. This shall only be applied to the root address map which contains the different views of the sub address maps.	boolean	No
arbiter	Specifies the arbiter to be used between the different software interfaces to the register. This shall only be applied to an address map.	boolean	No

<sup>&</sup>lt;sup>a</sup>Indicates whether a property can be assigned dynamically.

#### 10.4.1 Semantics

- a) To create a bridge, use a parent address map with a **bridge** property which contains two or more sub address maps representing the different views.
- b) **arbiter** specifies the HDL module used to arbitrate between control interfaces in a bridge.

# 10.4.2 Example

This example below shows a bridge between two bus protocols.

```
addrmap some_bridge { // Define a Bridge Device
   desc="overlapping address maps with both shared register space and
   orthogonal register space";
   bridge; // This tells the compiler the top level map contains other maps
   arbiter = "round_robin"; // This will instance external verilog module
                           // round robin as the arbiter
 reg status {// Define at least 1 register for the bridge
              // Shared property tells compiler this register
   shared:
              // will be shared by multiple addrmaps
   field {
     hw=rw;
     sw=r;
   } stat1 = 1'b0;
 reg some_axi_reg {
   field {
      desc="credits on the AXI interface";
   } credits[4] = 4'h7;
                                                           // End of field: {}
 };
                                                   // End of Reg: some_axi_reg
```

```
reg some_ahb_reg {
     field {
       desc="credits on the AHB Interface";
     } credits[8] = 8'b00000011;
    addrmap {
        littleendian;
        some_ahb_reg ahb_credits; // Implies addr = 0
        status ahb_stat @0x20; // explicitly at address=20
        ahb_stat.stat1->desc = "bar"; // Overload the registers property in
                              // this instance
    } ahb;
    addrmap \{\ //\ {\tt Define}\ {\tt the}\ {\tt Map}\ {\tt for}\ {\tt the}\ {\tt AXI}\ {\tt Side}\ {\tt of}\ {\tt the}\ {\tt bridge}
        bigendian; // This map is big endian
        some_axi_reg axi_credits;  // Implies addr = 0
status     axi_stat @0x40;  // explicitly at address=40
axi_stat.stat1->desc = "foo"; // Overload the registers property
                                             // in this instance
    } axi;
}; // Ends addrmap bridge
```

# 11. User-defined properties

User-defined properties enable the creation of custom properties that extend the structural component types in a SystemRDL design. A *user-defined property* specifies one or more structural **component** types (e.g., **reg**) to which it can be bound, has a single value-type (e.g., **ref**), and (optionally) a **default** value. Unlike built-in properties, user-defined properties are not automatically bound to every instance of the specified component's type; instead they need to be bound per instance and/or component definition.

# 11.1 Defining user-defined properties

A user-defined property definition appears as follows.

```
property property_name {attribute; [attribute;]*};
where
```

- a) property name specifies the new property.
- b) attributes are specified as attribute=value pairs, e.g., type=number (see <u>5.1.3.1</u>). Component attribute values can also be combined by using the symbol.

<u>Table 23</u> specifies which attributes can be set in a user-defined property. <u>Table 24</u> details each of the possible user-defined property types.

Attribute	Description	Allowable values	
component	The structural component type with which the property is associated. This attribute shall be one or more of the allowable values. If more than one value is specified the operator (inclusive OR) is used.	field, reg, regfile, addrmap, or all.	
type	The type of the property. This attribute shall be one of the allowable values. See <u>Table 24</u> .	string, number, boolean, or ref.	
default	The default value for the property.	Optional; needs to match the <b>type</b> of the property.	

Table 23—Attributes for user-defined properties

Table 24—User-defined	ď	tv	oes
-----------------------	---	----	-----

Туре	Description	Example	
number	A numeric value (see <u>Table 4</u> ).	0x10 or 8h'8C	
string	Any valid string (see <u>Table 4</u> ).	"Some String"	
boolean	A two-state value (see <u>Table 4</u> ).	true or false	
ref	A reference to a component instance or an instance's property (see <u>Table 4</u> ).	chip.block.reg.field or -> outback_steakhouse	

## 11.1.1 Semantics

- a) User-defined properties are global and defined in the root scope.
- b) A user-defined property definition shall also define to which **components** the property can bind.
- c) A user-defined property definition shall include its **type** definition (see <u>Table 24</u>).
- d) The **default** attribute can result in some inconsistencies relative to the behavior of built-in properties to the language, especially relating to **boolean** properties. Built-in *booleans* in SystemRDL are inherently defaulted to **false**. With user-defined **boolean** properties, the **default** can be specified to

be true or false. A default of false creates an inconsistency with respect to SystemRDL property assignments.

# **11.1.2 Example**

This example defines several user-defined properties.

```
property a_map_p { type = string; component = addrmap | regfile; };
property some_bool_p { type = boolean; component = field; default = false; };
```

# 11.2 Assigning (and binding) user-defined properties

User-defined properties may be assigned like general properties (see <u>5.1.3</u>).

A user-defined property is bound when it is instantiated within a component definition or assigned a value.

#### 11.2.1 Semantics

- a) User-defined properties can be dynamically assigned to any component in its **component** attribute.
- b) It shall be an error if there is an attempt to assign a user-defined property in a component that is not specified in its **component** attribute.
- c) User-defined properties can be bound to a component without setting a value.

#### **11.2.2 Example**

This example shows the definition and assignment of several user-defined properties.

```
property a_map_p { type = string; component = addrmap | regfile; };
property some bool p { type = boolean; component = field; default = false; };
property some ref p { type = reference; component = all; };
property some num p { type = number; default = 0x10; component = field | req
   | regfile };
addrmap foo {
  reg{
    field { some bool p; } field1; // Attach some bool p to the field
                                    // with a value of false;
    field { some bool p = true; some num p; } field2;
   // Attach some bool p to the field with a value of true;
    field1->some ref p = field2; // create a reference
    some num p = 0x20; // Assign this property to the req and give it value
  a map p; // The property has been bound to the map but it has not been
          // assigned a value so its value is undefined
};
```

# 12. Enumeration (bit-field encoding)

# 12.1 Introduction

An *enumeration* is a set of named values that provides mnemonic names for field values. There are no properties for the **enum** component beyond the universal properties described in 5.2.1.

# 12.2 Defining enumerations

Unlike other SystemRDL components, bit-field encodings are not instantiated, rather they are assigned to a field's **encode** property (see <u>7.10</u>). Bit-field encodings can only be defined definitively; anonymous definitions are not allowed.

An enum component definition appears as follows.

```
enum enum_name { encoding; [encoding;]* };
where
```

- a) enum name is a user-defined name for the enumeration
- b) encoding is specified as follows

```
mnemonic_name = value [{{universal_property;}*}];
where
```

- 1) *mnemonic\_name* is a user-defined name for a specific *value*. This name shall be unique within a given **enum**.
- 2) *value* shall be a *sizedNumeric*.
- 3) All *values* shall be the same size.
- 4) All *values* shall be unique.
- 5) universal property is as defined in 5.2.1.

# Example

This is an example of bit-field encoding.

```
enum myBitFieldEncoding {
   first_encoding_entry = 8'hab;
   second_entry = 8'hcd {
      name = "second entry";
   };
   third_entry = 8'hef {
      name = "third entry, just like others";
      desc = "this value has a special documentation";
   };
   fourth_entry = 8'b10010011;
};
```

# 13. Preprocessor directives

SystemRDL provides for file inclusion and text substitution through the use of preprocessor directives. There are two phases of preprocessing in SystemRDL: embedded Perl preprocessing and a more traditional Verilog-style preprocessor. The embedded Perl preprocessing is handled first and the resulting substituted code is passed through a traditional Verilog-style preprocessor.

# 13.1 Embedded Perl preprocessing

The SystemRDL preprocessor provides more power than traditional macro-based preprocessing without the dangers of unexpected text substitution. Instead of macros, SystemRDL allows designers to embed snippets of Perl code into the source.

#### 13.1.1 Semantics

- a) Perl snippets shall begin with <% and be terminated by %>; between these markers any valid Perl syntax may be used.
- b) Any SystemRDL code outside of the Perl snippet markers is equivalent to the Perl print 'RDL code' and the resulting code is printed directly to the post-processed output.
- c) <%=\$VARIABLE%> (no whitespace is allowed) is equivalent to the Perl print \$VARIABLE.
- d) The resulting Perl code is interpreted and the result is sent to the traditional Verilog-style preprocessor.

## **13.1.2 Example**

This example shows the use of the SystemRDL preprocessor.

```
// An example of Apache's ASP standard for embedding Perl
reg myReg {
      <% for( $i = 0; $i < 6; $i += 2 ) { %>
            myField data<%=$i%> [<%=$i+1%>:<%=$i%>];
      <% } %>
};
```

When processed, this is replaced by the following.

```
// Code resulting from embedded Perl script
reg myReg {
   myField data0 [1:0];
   myField data2 [3:2];
   myField data4 [5:4];
};
```

# 13.2 Verilog-style preprocessor

SystemRDL also provides for file inclusion and text substitution through the use of Verilog-style preprocessor directives. A SystemRDL file containing *file inclusion directives* shall be equivalent with one containing each included file in-lined at the place of its inclusion directive. A SystemRDL file containing a *text substitution directive* shall be equivalent to one containing the text resolved according to the text substitution directive in-lined at the place of the text inclusion directive.

The Verilog-style preprocessing always takes any embedded Perl preprocessing output as its source.

# 13.2.1 Verilog-style preprocessor directives

These directives are a subset of those defined by the SystemVerilog (IEEE Std 1800<sup>™</sup>) and Verilog (IEEE Std 1364<sup>™</sup>) standards to allow SystemRDL source files to include other files and provide protection from definition collisions due to the multiple inclusions of a file. The text macro define directives are defined by the SystemVerilog standard and the other directives are defined by the Verilog standard.

<u>Table 25</u> shows which preprocessor are included in SystemRDL.

Directive **Defining standard** Description `define SystemVerilog Text macro definition `if Verilog Conditional compilation `else Verilog Conditional compilation `elsif Verilog Conditional compilation `ifdef Verilog Conditional compilation `ifndef Verilog Conditional compilation `include Verilog File inclusion `line Verilog Source filename and number `undef Verilog Undefine text macro

Table 25—Verilog-style preprocessor directives

All other directives defined by the SystemVerilog and Verilog standards are removed during preprocessing, i.e., 'begin\_keywords, 'celldefine, 'default\_nettype, 'end\_keywords, 'endcelldefine, 'nounconnected\_drive, 'pragma, 'resetall, 'timescale, and 'unconnecteded\_drive.

SystemRDL does not support the SystemVerilog predefined include files or the SystemVerilog or Verilog languages beyond the directives given in <u>Table 25</u>.

### 13.2.2 Limitations on nested file inclusion

Nested includes are allowed, although the following restrictions are placed on this.

- a) The number of nesting levels for include files shall be bounded.
- b) Implementations may limit the maximum number of levels to which include files can be nested, but the limit shall be at least 15 levels.

# 14. Advanced topics in SystemRDL

The concept of signals was introduced in <u>Clause 6</u> and the signal properties were described in <u>6.2</u>. Signals, in addition to providing a means of interconnecting components in SystemRDL, have a very critical role in controlling resets for generated hardware. This clause explains the advanced signal properties (see <u>Table 7</u>) and their application.

# 14.1 Application of signals for reset

A SystemRDL compiler, by default, creates a single reset signal (**resetsignal**) for a generated RTL block called **RESET**. This *reset signal* shall be positive active and is used to synchronously reset flip-flops. Clearly, there are many other ways to do resets in hardware and this is where the advanced use of signals applies. Signal components have properties, such as **sync**, **async**, **activelow**, and **activehigh**, which are used to describe the use behavior of the signal, but when that signal is specified as a reference to the **resetsignal** property of a field then they effect the field's reset behavior as well. A signal does not become a reset signal until a signal instance is referenced by a field's **resetsignal** property. The following signal properties can also be used to accommodate more complex scenarios.

- a) The field\_reset property specifies all fields in the address map shall be reset by the signal to which this property is attached unless the field instance has a resetsignal property specified. This property cannot be specified on more than one signal instance in an address map and the address map's non-address map instances. This does not mean, however, that all fields then have to be reset by this signal. The user can still use the resetsignal property to override the default for specific fields.
- b) The **cpuif\_reset** property specifies the reset for the CPU interface to which the registers are connected. The designer may wish to be able to reset the CPU interface/bus while retaining the values of the registers. In the default case, the fields and the CPU interface/bus are both reset by the default signal. This property gives the designer the ability to customize such behavior. This property cannot be specified on more than one signal instance in an address map and its address maps non-address map instances.

The following examples highlight two different ways to customize reset behavior.

Example 1

This example shows usage of **resetsignal**.

Here the **resetsignal** property is used to customize the reset behavior. Although this approach is always valid, it can be cumbersome if a user wishes to vary from the default significantly with a large number of fields. In those cases, **field\_reset** and **cpuif\_reset** can be used to accommodate those more complex scenarios, as shown in *Example 2*.

#### Example 2

This example shows usage of **cpuif reset** and **field reset** from the PCI Type 0 Config Header.

```
signal {
    name="PCI Soft Reset";
    desc="This signal is used to issue a soft reset to the PCI(E) device";
    activelow; // Define this signal is active low
                 // define this reset type is asynchronous
     field reset; // define this signal to reset the fields by default
     // This signal will be hooked to registers PCI defines as NOT Sticky.
     // This means they will be reset by this signal.
} pci_soft_reset;
  signal {
    name="PCI Hard Reset";
     desc="This signal the primary hard reset signal for the PCI(E) device";
                 // define this reset type is asynchronous
     async;
                 // Define this signal as active low
     activelow;
     cpuif_reset; // This signal will be or'd with the PCI Soft Reset Signal
                 // to form the master hard reset which will reset all flops.
                 // The soft reset signal above will not reset flops that PCI
                 // defines as STICKY.
  } pci hard reset;
                                                         // PCIE REG BIST
reg {
   name = "BIST";
   desc = "This optional register is used for control and status of BIST.
           Devices that do not support BIST always returns a value of 0
           (i.e., treat it as a reserved register). A device whose
          BIST is invoked shall not prevent normal operation of the PCI bus.
           Figure 6-4 shows the register layout and Table 6-3 describes the
           bits in the register.";
   regwidth = 8;
    field {
     name = "cplCode";
     desc = "A value of 0 means the device has passed its test. Non-zero values
          mean the device failed. Device-specific failure codes can be encoded
              in the non-zero value.";
     hw = rw; sw = r;
     fieldwidth = 4;
   } cplCode [3:0];// since this signal has no resetsignal property it defaults
                    // to using the signal with field reset which is
                    // the pci soft reset signal
   field {
     name = "start";
     desc = "Write a 1 to invoke BIST. Device resets the bit when BIST is
            complete. Software should fail the device if BIST is not complete
              after 2 seconds.";
     hw = rw; sw = rw;
     fieldwidth = 1;
    } start [6:6]; // resetsignal is also pci_soft_reset
```

## 14.2 Understanding hierarchical interrupts in SystemRDL

SystemRDL also provides the capability to create a hierarchy of interrupts. This can be useful for describing a complete interrupt tree of a design (see <u>Figure 1</u>).




Figure 1—Hierarchical interrupt structure

Within each level of the hierarchical description, interrupt registers and enable registers can be used to gate the propagation of interrupts. The detailed diagram for a block depicted in the hierarchy shown in <u>Figure 1</u> is represented by the example shown in <u>Figure 2</u>.




Figure 2—Block interrupt example

Multiple levels of hierarchy are needed to effectively to demonstrate this interrupt tree. The example shown in the following subclauses is quite long (and broken into multiple code segments), but tries to show the use of the interrupt constructs in a practical application.

#### 14.2.1 Example structure and perspective

The (example) SystemRDL code needed to match the hierarchical interrupt structure shown in Figure 1 needs to contain four leaf blocks. Each of these leaf blocks needs to contain three interrupt events. These lowest level events are **stickybit** and the OR of the three interrupts propagates that interrupt to the next level in the tree. This OR'd output indicates some block in the design actually has a interrupt pending. Finally, the four blocks are aggregated to create a single interrupt pin. Enables are used throughout this example, but it could just as easily be a mask instead.

This example is broken into sections to make it more readable. The previous description and example are built from a bottom-up perspective.

Considering this example from a software driver's viewpoint (from the top down), there are two top-level signals that are emitted to software: one indicates a interrupt of some priority has occurred; the other indicates an interrupt of another priority has occurred. These could map to fatal and non-fatal interrupts or anything else the user desires. For each level on the tree, there is enabling so the software can easily **disable**/ **enable** these interrupts at each level of the tree.

So the software begins the process by seeing if an **intr** or **halt** is set in the top-level register. Once that has been determined, the software needs to read the master interrupt register and determine in which block(s) the interrupt has occurred. Once that has been determined, the leaf interrupt for that block can be read to determine which specific interrupt bits have been set. The software can then address the leaf interrupts and clear them when appropriate. Since the master level and global level are defined as **nonsticky** in this example, the software only needs to clear the leaf and then the next two levels of the tree will clear themselves automatically.

#### 14.2.2 Code snippet 1

The first code snippet section defines a basic block's interrupt register, which contains three single-bit interrupts. It also has a single multi-bit **sticky** field used for capturing the cause of the multi-bit error correcting code interrupt. These interrupt events are created by hardware and cleared by software. The software then needs to do a write one to clear. Notice how the **default** keyword is used to reduce the size of the code.

```
//-----
// Block Level Interrupt Register
//-----
reg block_int_r {
 name = "Example Block Interrupt Register";
 desc = "This is an example of an IP Block with 3 int events. 2 of these
         are non-fatal and the third event multi_bit_ecc_error is fatal";
 default hw=w;
               // HW can Set int only
 default sw=rw; // SW can clear
 default woclr; // Clear is via writing a 1
 field {
   desc = "A Packet with a CRC Error has been received";
   level intr;
 } crc_error = 0x0;
 field {
   desc = "A Packet with an invalid length has been received";
 } len_error = 0x0;
 field {
   desc="An uncorrectable multi-bit ECC error has been received";
   level intr;
 } multi bit ecc error = 0 ;
 field {
   desc="Master who was active when ECC Error Occurred";
   sticky;
 } active_ecc_master[7:4] = 0; // Example of multi-bit sticky field
                            // This field is not an intr
}; // End of Reg: block int r
```

#### 14.2.3 Code snippet 2

This next code snippet only defines the enable register associated with the interrupt register from 14.2.2—it does not instantiate the register or connect it up at this point.

```
reg block_int_en_r {
  name = "Example Block Interrupt Enable Register";
  desc = "This is an example of an IP Block with 3 int events";

default hw=na; // HW can't access the enables
  default sw=rw; // SW can control them

field {
   desc = "Enable: A Packet with a CRC Error has been received";
  } crc_error = 0x1;
```

```
field {
   desc = "Enable: A Packet with an invalid length has been received";
} len_error = 0x1;

field {
   desc = "Enable: A multi-bit error has been detected";
} multi_bit_ecc_error = 0x0;
}; // End of Reg: block int en r
```

#### 14.2.4 Code snippet 3

This next code snippet only defines a second-priority enable register associated with the interrupt register from 14.2.2—it does not instantiate the register or connect it up at this point.

```
req block halt en r {
  name = "Example Block Halt Enable Register";
  desc = "This is an example of an IP Block with 3 int events";
  default hw=na; // HW can't access the enables
  default sw=rw; // SW can control them
 field {
   desc = "Enable: A Packet with a CRC Error has been received";
  } crc_error = 0x0; // not a fatal error do not halt
  field {
   desc = "Enable: A Packet with an invalid length has been received";
  } len_error = 0x0; // not a fatal error do not halt
  field {
    desc = "Enable: A Packet with an invalid length has been received";
  } multi bit ecc error = 0x1; // fatal error that will
                               // cause device to halt
}; // End of Reg: block halt en r
```

#### 14.2.5 Code snippet 4

This next code snippet defines the next level up interrupt register (called the *master interrupt register*). Each of the outputs of the leaf block's interrupt registers will connect into this block later. This section is made **nonsticky**, so the leaf interrupts are automatically cleared by this register.

```
field {
   desc = "An interrupt has occurred with ModuleD.
            Software must read the ModuleD Master Interrupt Register
            in order to determine the source of the interrupt.";
  \} module_d_int[3:3] = 0x0;
  field {
    desc = "An interrupt has occurred with ModuleC.
            Software must read the ModuleC Master Interrupt Register
            in order to determine the source of the interrupt.";
  \} module c int[2:2] = 0x0;
  field {
   desc = "An interrupt has occurred with ModuleB.
            Software must read the ModuleB Interrupt Register
            in order to determine the source of the interrupt.";
} module_b_int[1:1] = 0x0;
field {
  desc = "An interrupt has occurred with ModuleA.
          Software must read the ModuleA Master Interrupt Register
          in order to determine the source of the interrupt.";
  \} module a int[0:0] = 0x0;
```

#### 14.2.6 Code snippet 5

This next code snippet defines the enable register for the master interrupt register set in 14.2.5.

```
// The following is the accompanying enable register. Since the combinatorial
// logic for processing the interrupt is internal to the generated verilog,
// there's no need for an external port - which is realized by assigning "na"
// to the hw attribute of the specific field. This could have been defined as
// a mask register just as easily...
//----
// Interrupt Enable Register
//-----
reg master int en r {
 name = "Master Interrupt Enable Register";
 desc = "Configurable register used in order to enable the corresponding
        interrupts found in myMasterInt register.";
 default hw = na;
 default sw = rw;
   desc = "Interrupt enable for ModuleD Interrupts. 1 = enable, 0 = disable";
 } module_d_int_en[3:3] = 0x0;
 field {
   desc = "Interrupt enable for ModuleC Interrupts. 1 = enable, 0 = disable";
 } module_c_int_en[2:2] = 0x0;
```

```
field {
  desc = "Interrupt enable for ModuleB Interrupts. 1 = enable, 0 = disable";
} module_b_int_en[1:1] = 0x0;

field {
  desc = "Interrupt enable for ModuleA Interrupts. 1 = enable, 0 = disable";
} module_a_int_en[0:0] = 0x0;
};
```

### 14.2.7 Code snippet 6

This next code snippet defines an alternate enable register for the master interrupt register set in 14.2.5.

```
//-----
// Halt Enable Register
//-----
// The halt en is another enable or mask that could be used to generate an
// alternate signal like a halt that represents a fatal error in the system or
// some other event NOTE: It does not have to mean fatal as the name implies
// its just another priority level for interrupts...
reg master_halt_en_r {
 name = "Master Halt Enable Register";
 desc = "Configurable register used in order to enable the corresponding
         interrupts found in myMasterInt register.";
 default hw = na;
 default sw = rw;
 field {
   desc = "Halt enable for ModuleD Interrupts. 1 = enable, 0 = disable";
 \} module_d_halt_en[3:3] = 0x0;
 field {
   desc = "Halt enable for ModuleC Interrupts. 1 = enable, 0 = disable";
 \} module c halt en[2:2] = 0x0;
 field {
   desc = "Halt enable for ModuleB Interrupts. 1 = enable, 0 = disable";
 \} module b halt en[1:1] = 0x0;
   desc = "Halt enable for ModuelA Interrupts. 1 = enable, 0 = disable";
  \} module a halt en[0:0] = 0x0;
};
```

#### 14.2.8 Code snippet 7

Now, the third level up from the leaf in the interrupt tree needs to be addressed (called the *global interrupt register*). This register distills down the fact there is an interrupt present in at least one of the four blocks into a single **interrupt** signal and a single **halt** signal.

```
// This takes the block int which feeds the master int and then distills it
// down one more level so we end up with a single bit intr and single bit halt...
//-----
// Global Interrupt/Halt Enable Register
reg final_en_r {
  name = "My Final Enable Register";
  desc = "This enable allows all interrupts/halts to be suppressed
         with a single bit";
  default hw = na;
  default sw = rw;
  field {
   desc = "Global Interrupt Enable. 1 = enable, 0 = disable";
  } global int en = 0x0;
 field {
   desc = "Global Halt Enable. 1 = enable, 0 = disable";
  } global halt en = 0x0;
};
reg final int r {
  name = "My Final Int/Halt Register";
  desc = "This distills a lower level interrupts into a final bit than can be
         masked";
  default sw = r; // sw does not need to clear global int
                 // (global int is of type final int r)
                 // instead it clears itself when all master int intr
                 // bits get serviced
  default nonsticky intr;
  default hw = w; // w needed since dyn assign below implies interconnect to hw
                      global_int.global_int->next = master_int->intr;
  field {
   desc = "Global Interrupt";
  \} global int = 0x0;
  field {
   desc = "Global Halt";
  \} global halt = 0x0;
};
```

### 14.2.9 Code snippet 8

Once all the components for the three-level interrupt tree have been defined, an address map needs to be defined and any previously defined components need to be instantiated and interconnected. This section does all this—it is the most critical part of the example to understand.

```
addrmap int_map_m {
  name = "Sample ASIC Interrupt Registers";
  desc = "This register map is designed how one can use interrupt concepts
  effectively in SystemRDL";
```

```
// Leaf Interrupts
 // Block A Registers
 block int r
                   block a int;
                                    // Instance the Leaf Int Register
 block int en r
                  block a int en; // Instance the corresponding Int Enable
                                    // Register
 block_halt_en_r block_a_halt_en; // Instance the corresponding halt enable
                                    // register
 // This block connects the int bits to their corresponding
 // int enables and halt enables
 11
 block_a_int.crc_error->enable = block_a_int_en.crc_error;
 block_a_int.len_error->enable = block_a_int_en.len_error;
 block_a_int.multi_bit_ecc_error->enable =
  block_a_int_en.multi_bit_ecc_error;
 block_a_int.crc_error->haltenable = block_a_halt_en.crc_error;
 block_a_int.len_error->haltenable = block_a_halt_en.len_error;
 block_a_int.multi_bit_ecc_error->haltenable =
   block a halt en.multi bit ecc error;
```

#### 14.2.10 Code snippet 9

<u>14.2.9</u> instances the leaf interrupt, instances its enable and halt enable, and assigns **enable** and **haltenable** properties to reference the respective enable registers. This code snippet repeats this process three more times: one each for blocks b, c, and d.

```
// Block B Registers
block_int_r
                block_b_int @0x100;
block_int_en_r
                block_b_int_en;
block_halt_en_r block_b_halt_en;
block b int.crc error->enable = block b int en.crc error;
block b int.len error->enable = block b int en.len error;
block_b_int.multi_bit_ecc_error->enable =
 block_b_int_en.multi_bit_ecc_error;
block_b_int.crc_error->haltenable = block_b_halt_en.crc_error;
block b int.len error->haltenable = block b halt en.len error;
block_b_int.multi_bit_ecc_error->haltenable =
 block_b_halt_en.multi_bit_ecc_error;
// Block C Registers
block int r
                block c int @0x200;
block_int_en_r
                block_c_int_en;
block_halt_en_r block_c_halt_en;
block c int.crc error->enable = block c int en.crc error;
block_c_int.len_error->enable = block_c_int_en.len_error;
block_c_int.multi_bit_ecc_error->enable =
 block_c_int_en.multi_bit_ecc_error;
```

```
block c int.crc error->haltenable = block c halt en.crc error;
block c int.len error->haltenable = block c halt en.len error;
block c int.multi bit ecc error->haltenable =
 block_c_halt_en.multi_bit_ecc_error;
// Block D Registers
block_int_r
               block_d_int @0x300;
block_int_en_r block_d_int_en;
block_halt_en_r block_d_halt_en;
block d int.crc error->enable = block d int en.crc error;
block d int.len error->enable = block d int en.len error;
block_d_int.multi_bit_ecc_error->enable =
 block_d_int_en.multi_bit_ecc_error;
block d int.crc error->haltenable = block d halt en.crc error;
block_d_int.len_error->haltenable = block_d_halt_en.len_error;
block_d_int.multi_bit_ecc_error->haltenable =
 block_d_halt_en.multi_bit_ecc_error;
```

#### 14.2.11 Code snippet 10

This code snippet instances the master interrupt register and its associated enables. The interesting part of this section is how the leaf register's **intr** property (which represents the OR of all the interrupts in the leaf register) are connected together.

```
//
// Master Interrupts
//
                        master int
                                                 @0x01000;
master int r
master_int_r
                        master_halt
                                                           ;
master_int_en_r
                        master int en
master_halt_en_r
                          master_halt en
// Associate the INT's with the EN's
master_int.module_d_int->enable = master_int_en.module_d_int_en;
master_int.module_c_int->enable = master_int_en.module_c_int_en;
master int.module b int->enable = master int en.module b int en;
master int.module a int->enable = master int en.module a int en;
// Associate the HALT's with the EN's
master_halt.module_d_int->haltenable = master_halt_en.module_d_halt_en;
master_halt.module_c_int->haltenable = master_halt_en.module_c_halt_en;
master halt.module b int->haltenable = master halt en.module b halt en;
master halt.module a int->haltenable = master halt en.module a halt en;
// Now hook the lower level leaf interrupts to the higher level interrupts
// This connects the Implicit Or from Block A's INT reg after
// masking/enable to the next level up (master)
master_int.module_a_int->next = block_a_int->intr;
// This connects the Implicit Or from Block B's INT reg after
// masking/enable to the next level up (master)
master_int.module_b_int->next = block_b_int->intr;
```

```
// This connects the Implicit Or from Block C's INT reg after
// masking/enable to the next level up (master)
master_int.module_c_int->next = block_c_int->intr;
// This connects the Implicit Or from Block D's INT reg after
// masking/enable to the next level up (master)
master_int.module_d_int->next = block_d_int->intr;
// This connects the Implicit Or from Block A's HALT req after
// masking/enable to the next level up (master)
master halt.module a int->next = block a int->halt;
// This connects the Implicit Or from Block B's HALT reg after
// masking/enable to the next level up (master)
master_halt.module_b_int->next = block_b_int->halt;
// This connects the Implicit Or from Block C's HALT reg after
// masking/enable to the next level up (master)
master halt.module c int->next = block c int->halt;
// This connects the Implicit Or from Block D's HALT reg after
// masking/enable to the next level up (master)
master halt.module d int->next = block d int->halt;
```

#### 14.2.12 Code snippet 11

This final section of the example instantiates a single top-level interrupt register containing a single **interrupt** and a single **halt** signal. This constitutes the final resolved interrupt that has been fully masked/enabled throughout the tree.

```
final int r
                  global int
                                @0x1010;
  // Inst the global int/halt register
  final en r
                  global int en @0x1014;
  // Inst the global int/halt enable register
  global int.global int->enable = global int en.global int en;
  // Associate the INT with the EN
  global int.global halt->haltenable = global int en.global halt en;
  // Associate the HALT with the EN
  global int.global int->next = master int->intr;
  // Take the or of the 4 blocks in the master
  // Int and create one final interrupt
  global int.global halt->next = master halt->halt;
  // Take the or of the 4 blocks in the master
  // Int and create one final halt
};
```

#### 14.3 Understanding bit ordering and byte ordering in SystemRDL

Bit ordering and byte ordering are common source of confusion for many engineers. This subclause discusses the bit ordering and byte ordering rules in SystemRDL and also illustrates their use with some examples.

### 14.3.1 Bit ordering

The most common bit ordering is called **lsb0**. This is demonstrated in the scheme below, where the least significant bit is 0.

```
Bit: 76543210
Value: 10010110 (decimal 150)
```

The alternative scheme is called **msb0**. This is demonstrated in the scheme below, where the least significant bit is 7.

```
Bit: 01234567
Value: 10010110 (decimal 150)
```

In SystemRDL, a user can define address maps using both conventions, but a single **addrmap** needs to have homogenous **lsb0** or **msb0** descriptions. The compiler shall determine **lsb0** and **msb0** when explicit indices for a register are defined, e.g., [0:7], but it is not possible to determine the bit order when the first field uses implicit indices and leaves the choice of assigning final indexes to the compiler.

#### Example 1

In this case, the first field is explicit and defines the map as msb0, therefore no explicit keyword is needed.

#### Example 2

In this case, the first field is implicit and the compiler needs to see a keyword to decide bit ordering.

#### Example 3

In this case, the first field is implicit and the compiler needs to see a keyword to decide bit ordering.

#### 14.3.2 Byte ordering

Byte ordering is another common source of confusion. Byte order is often called *endianness*. In SystemRDL, two properties are defined for dealing with this: **bigendian** and **littleendian**. These properties do nothing related to the structure of SystemRDL, but they provide information to back-end generators which are generating bus interfaces. Therefore, these properties are only attached to **addrmap** blocks since they define the boundary of a generatable RTL module. SystemRDL's smallest endian or atomic unit is a byte and the data unit on which the endianness is performed is controlled by the **accesswidth** parameter. The following example uses a 64-bit register with a 32-bit accesswidth, where the words are ordered in a big endian fashion (per convention) and the bytes are ordered as shown.

#### Example

If 0x0123456789ABCDEF is assigned a base address of 0x800,

a bigendian bus would address the bytes as:

```
800 801 802 803 804 805 806 807
01 23 45 67 89 AB CD EF
```

a **littleendian** bus would address the bytes as:

```
800 801 802 803 804 805 806 807
67 45 23 01 EF CD AB 89
```

Thus, these two properties do not effect bit ordering in a SystemRDL file; instead, they correspond to byte ordering on output generators.

## Annex A

(informative)

# **Bibliography**

[B1] IEEE 100, *The Authoritative Dictionary of IEEE Standards Terms*, Seventh Edition. New York: Institute of Electrical and Electronics Engineers, Inc.

[B2] IP-XACT release, v1.4, see <a href="http://www.spiritconsortium.org/releases/1.4">http://www.spiritconsortium.org/releases/1.4</a>.

[B3] SystemRDL Examples, v1.0, see <a href="http://www.spiritconsortium.org/doc\_downloads/">http://www.spiritconsortium.org/doc\_downloads/</a>.

[B4] *Endianess References*, see <a href="http://en.wikipedia.org/wiki/Endianess">http://en.wikipedia.org/wiki/Endianess</a> and <a href="http://sbc.bertrand-blanc.com/endianness05.pdf">http://sbc.bertrand-blanc.com/endianness05.pdf</a>.

### **Annex B**

(normative)

### **Grammar**

The following shows lexer grammar based on the ANTLR Parser Generator Reference Manual, Version 2. If there is a conflict between a grammar element shown anywhere in this Standard and the material in this annex, the material shown in this annex shall take precedence.

## Parser grammar:

```
root
            component def
            enum def
            explicit_component_inst
            property_assign
            property_definition
        EOF
    ;
component_def
            "addrmap"
   : (
            "regfile"
            "reg"
            "field"
            "signal"
            id
        LBRACE
            component def
            explicit component inst
            property_assign
            enum_def
        ) *
            anonymous_component_inst_elems
        )
        SEMI
    ;
enum_def
   :
        "enum" id enum body SEMI
    ;
explicit_component_inst
    : (
            "external"
        )
            "internal"
```

```
"alias" id
       id component_inst_elem ( COMMA component_inst_elem )* SEMI
    ;
property_assign
       default_property_assign SEMI
       explicit_property_assign SEMI
       post_property_assign SEMI
property_definition
   : "property" id LBRACE property_body RBRACE SEMI
id
       ID
       INST_ID
property_body
    : property_type
        ( property_usage
               property_default
           property_default property_usage
       )
       property_usage
        ( property_type
            (
               property_default
           property_default property_type
       property_default
       ( property_type property_usage
           property_usage property_type
       )
property_type
      "type" EQ
        ( property_string_type
           property_number_type
           property_boolean_type
          property_ref_type
       SEMI
```

```
property_usage
  : "component" EQ property_component ( OR property_component ) * SEMI
    ;
property_default
   : ( "default" EQ
           ( str
               num
               "true"
               "false"
           SEMI )
    ;
property_string_type
   : "string"
property_number_type
  : "number"
    ;
property_boolean_type
   : "boolean"
    ;
property_ref_type
  : ( "addrmap"
           "reg"
           "regfile"
           "field"
           "ref"
       )
    ;
str
       STR
   :
    ;
num
       NUM
    ;
property_component
   : ( "signal"
           "addrmap"
           "reg"
           "regfile"
           "field"
           "all"
```

March 24, 2009

SystemRDL v1.0

```
)
    ;
\verb"anonymous_component_inst_elems"
   : ( "external"
        component_inst_elem ( COMMA component_inst_elem ) *
    ;
component_inst_elem
   : id
            array
           EQ num
           AT num
           INC num
           MOD num
    ;
array
       LSQ num
        ( COLON num
        )
        RSQ
instance_ref
   : instance_ref_elem ( DOT instance_ref_elem )*
       ( DREF property
        )
    ;
{\tt instance\_ref\_elem}
    : id
        (
           LSQ num RSQ
    ;
property
   : "name"
```

"desc" "arbiter" "rset" "rclr" "woclr" "woset" "we" "wel" "swwe" "swwel" "hwset" "hwclr" "swmod" "swacc" "sticky" "stickybit" "intr" "anded" "ored" "xored" "counter" "overflow" "sharedextbus" "errextbus" "reset" "littleendian" "bigendian" "rsvdset" "rsvdsetX" "bridge" "shared" "msb0" "lsb0" "sync" "async" "cpuif\_reset" "field reset" "activehigh" "activelow" "singlepulse" "underflow" "incr" "decr" "incrwidth" "decrwidth" "incrvalue" "decrvalue" "saturate" "decrsaturate" "threshold" "decrthreshold" "dontcompare" "donttest" "internal" "alignment" "regwidth" "fieldwidth" "signalwidth"

"accesswidth"

- · - - · · · · March 24, 2009

```
"sw"
        "hw"
        "addressing"
        "precedence"
        "encode"
        "resetsignal"
        "clock"
        "mask"
        "enable"
        "hwenable"
        "hwmask"
        "haltmask"
        "haltenable"
        "halt"
        "next"
        PROPERTY
default_property_assign
   :
      "default" explicit_property_assign
explicit_property_assign
   : property_modifier property
       property ( EQ property_assign_rhs )
post_property_assign
   : instance_ref ( EQ property_assign_rhs )
    ;
property_modifier
   : "posedge"
        "negedge"
        "bothedge"
        "level"
        "nonsticky"
property_assign_rhs
    : property_rvalue_constant
       "enum" enum_body
       instance_ref
        concat
    ;
property_rvalue_constant
       "true"
        "false"
        "rw"
        "wr"
        "r"
        " w "
```

```
"na"
       "compact"
       "regalign"
       "fullalign"
       "hw"
       "sw"
       num
       str
enum_body
   : LBRACE ( enum_entry ) * RBRACE
concat
 : LBRACE concat_elem ( COMMA concat_elem )* RBRACE
   ;
concat_elem
  : instance_ref
      num
   ;
enum_entry
  : id EQ num
       ( LBRACE ( enum_property_assign ) * RBRACE
       SEMI
    ;
enum_property_assign
   : ( "name"
         "desc"
       )
       EQ str SEMI
    ;
```

### Lexer grammar:

```
mWS

| mSL_COMMENT
| mML_COMMENT
| mID
| mNUM
| mSTR
| mLBRACE
| mRBRAC
| mRSQ
| mRSQ
| mLPAREN
| mRPAREN
```

```
mAT
    mOR
    mSEMI
    mCOLON
    mCOMMA
    mDOT
    mDREF
    mEQ
    mINC
    mMOD
protected mLETTER
    :('a'..'z'
     |'A'..'Z'
     )
mWS
     :(''
     |'\t'
     ('\n'
     |'\r'
     |"\r\n"
     )
mSL COMMENT
    :"//" ( ('\n'
     |'\r'
    ) ) *
     ('\n'
     | '\r'
     |"\r\n"
    )
mML_COMMENT
    :"/*"
     ('*'
     |'\n'
     |'\r'
     |"\r\n"
     ('*'
     |'\n'
     |'\r'
     )
     ) *
     "*/"
mID
     :('\\'
     (mLETTER
     (mLETTER
     | '_'
```

```
|'0'..'9'
    ) *
     ;
protected mVNUM
    :'\''
     ('b'
     ('0'
     111
     ) +
     |'d'
     ('0'..'9'
     | '_'
) +
     101
     ('0'..'7'
    | '_'
) +
     |'h'
     ('0'..'9'
     |'a'..'f'
     |'A'..'F'
     İ'_'
     ) +
     )
mNUM
    :( '0'..'9' )*
     (mVNUM
     ('0'..'9')
     )
     "0x"
     ('0'..'9'
     |'a'..'f'
     |'A'..'F'
    ) +
protected mESC_DQUOTE
    :"\\\""
    ;
mSTR
    : ' " '
    (('"''
     |'\n'
     | ' \ \ '
     mESC_DQUOTE
     |'\n'
    · *
     1 11 1
     ;
mLBRACE
   : ' { '
    ;
```

```
mRBRAC
: ' } '
 ;
mLSQ
:'['
;
mRSQ
:']'
 ;
mLPAREN
:'('
  ;
mRPAREN
:')'
 ;
mAT
:'@'
 ;
mOR
 :'|'
;
mSEMI
:';'
 ;
mCOLON
:':'
 ;
mCOMMA
:','
  ;
mDOT
:'.'
 ;
mDREF
: "->"
;
mEQ
 : '='
mINC
: "+="
 ;
mMOD
:"%="
```

;

## **Annex C**

(informative)

# Code example

The following code sample provides an example of a specification written in SystemRDL.

```
//-----
//
// Program : generic_example.rdl
// Language : Register Description Language (RDL)
// Purpose : This is a generic example designed to show a number of the
//
          RDL Language Features...
//
//-----
signal gen_reset_signal_type { // Define a generic reset signal type
  name="Generic Reset Signal";
  desc="This is a generic reset signal used to reset";
};
gen_reset_signal_type generic_reset; // Instance the Generic Reset Signal
//
// This example shows the concept of a register file
// A register file is a group of registers that belong together...
// Now we can easily instance multiple fifo status registers very easily...
//
regfile fifoRfile {
 reg pointerReg { field { we; hwmask;} data[31:0]; };
 reg fifoStatusReg {
   field {} full;
   field {} empty;
   field {} almost_empty[4:4];
   field {} almost_full[5:5];
   full->reset = 1'b0;
   full->resetsignal = generic reset;
   // Just the full signal uses generic reset. Others use reset...
   empty->reset = 1'b1;
   almost_empty->reset = 1'b1;
   almost full ->reset = 1'b0;
 };
 pointerReg head; // Define a register pointing to the head of the fifo
 head->resetsignal = generic_reset;
 // Assign an alternate reset to register head
 fifoStatusReg status; // Define a register for the Fifo's Status
};
```

SystemRDL v1.0

```
// This example shows using perl to do anything you desire
field myField {
 desc = "My example 2bit status field";
                                                           // Read to Clear
 rclr;
};
// An example of Apache's ASP standard for embedding Perl
reg myReg {
 <% $num fields = 16;</pre>
    for($i = 0; $i < $num_fields*2; $i += 2) { %>
   myField data<=$i/2%> [<=$i+1%>:<=$i%>];
   data<%=$i/2%>->reset = 2'd<%=$i/2%4%>;
 <% } %>
};
//
// Enumeration Example
enum link status enum {
 not_present = 4'd0 { desc = "No link peer is currently detected"; };
 training = 4'd1 { desc = "Link is currently training"; };
 snooze = 4'd5 { desc = "Link is in a partial low power state"; };
 sleep
            = 4'd6 { desc = "Link is a Full low power state"; };
           = 4'd7 { desc = "Link is waking up from snooze or sleep state"; };
            = 4'd10 { desc = "Link is operating normally"; };
};
field link_status_field {
       = rw;
 sw
        = r;
 desc = "Status of a Serdes Link";
 encode = link status enum;
 fieldwidth = 4;
};
reg serdes link status reg {
 link_status_field port0; // Instance 4 ports of Link Status
 link_status_field port1;
 link_status_field port2;
 link_status_field port3;
};
// Counter Example
//
field count_field {
                                                        // Anonymous Generic
   Counter definition.
    hw = r; sw = rw; rclr; counter;
    desc = "Number of certain packet type seen";
};
reg gige_pkt_count_reg {
 count_field port0[31:24];
 count_field port1[23:16];
 count_field port2[15:8];
 count_field port3[7:0];
};
```

```
reg spi4 pkt count reg {
 count_field port0[31:16];
 count_field port1[15:0];
 port0->threshold = 16'hCFFF;
 port1->threshold = 16'hCFFF;
};
reg vc pkt count reg {
 count field vc count[30:0];
 field { desc="VC is Active"; stickybit; } active;
 active->reset = 1'b1;
 vc_count->reset = 31'h0;
};
addrmap some_register_map {
 name = "RDL Example Registers";
  desc = "This address map contains some example registers to show
         how RDL can be utilized in various situations.";
  //
  // This register is a inline register definition.
 // It defines a simple ID register. No flip-flop is implemented
  //
 reg chip id {
    name = "This chip part number and revision #";
     desc = "This register contains the part # and revision # for XYZ ASIC";
     field {
          = w; // This combination of attributes creates an input port for
      hw
       sw = r; // hardware to set the part num external to the reg block
      desc = "This field represents the chips part number";
     part_num[31:4] = 28'h12_34_56_7; // Verilog Style number with _'s
     field {
      hw = na; // This combination creates the ID num as a constant internal
      sw = r; // to the reg block
      desc = "This field represents the chips revision number";
     } rev_num[3:0] = 4'b00_01; // Verilog Style number with _'s
  }; // End chip id register definition
  // Create an Instance of CHIP_ID type called chip_id_reg at Addr=0;
  external chip_id chip_id_reg @0x0000;
  serdes link status reg link status; // Instance a reg. Auto Address
                                     @0x0010; // This instance starts at 0x10
 myReg
                  myRegInst
  spi4 pkt count reg spi4 pkt count
                                         @0x0020;
 gige pkt count reg gige pkt count reg;
  // Create 8 Instances of Fifo Reg File Starting at Address=0x100
                    fifo port[8]
                                        @0x100 += 0x10;
 external vc_pkt_count_reg vc_pkt_count[256] @0x1000 +=0x10;
};
                                                     // End some_register_map
```

## **Annex D**

(informative)

# Formatting text strings

SystemRDL has a set of tags which can be used to format text strings. These tags are based on the phpBB code formatting tags, which are extended for use with SystemRDL and referred to as *RDLFormatCode*. The RDLFormatCode tags shall be interpreted by the SystemRDL compiler and rendered in the generated output. The set of tags specified below is the complete set and is not extensible like phpBB code. These tags are only interpreted within the **name** and **desc** properties in SystemRDL (see <u>Table 5</u>). If a SystemRDL compiler encounters an unknown tag, this tag shall be ignored by the compiler and passed through as is.

The concept of phpBB code takes its origin from the HTML 4.01 standard; for additional information (on the rules and semantics associated with these tags) see <u>Clause 2</u>.

#### D.1 Well-formed RDLFormatCode constructs

A well-formed tag also has an end-tag. For nesting well-formed tags, the innermost shall be closed before the outmost one is.

```
[b] Text [/b]
                               -- Bold
[i]Text[/i]
                              -- Italic
[u] Text [/u]
                              -- Underline
[color=colorValue] Text [/color] -- Color See D.3 for colorValues
[size=size] Text[/size]
                              -- Font size where size is a valid HTML size
[url]Text[/url]
                               -- URL reference
URL references can specified in two forms.
1. [url]http://www.spiritconsortium.com[/url] -- which places the target link
   the generated code.
2. [url=http://www.spiritconsortium.com]Spirit Consortium[/url] -- Which
   displays the text Spirit Consortium but links the URL provided.
[email] Text [/email]
                               -- Email address in the form of user@domain
[img]image reference[/img]
                             -- Insert image reference here. Image reference
   can be relative pathname or absolute path name. Its up to the user to follow
   valid path rules for the target system that they are generating code for.
[code] Text [/code]
                           -- Anything that requires a fixed width
                                  with a Courier-type font
[list] , [list=1]
or [list=a]
                               -- Listing directives, un-ordered or
   [*] list element
                                  ordered (numbered: list=1,
   [*] list element
                                            alpha: list=a)
   [*] list element
[/list]
```

## D.2 Single-tag RDLFormatCode constructs

```
[br]
                -- Line break
[lb]
                -- Left bracket ([)
                -- Right bracket (])
[rb]
[p]
                -- Paragraph begin
                -- White Space (equivalent to an HTML  )
[sp]
                -- Replaced by the index # of the individual component
[index]
                    instance when instantiated as an array. When representing
   an individual array element this is substitutes the index and for an entire
   array it substitutes the range.
[index_parent] -- Replaced by the index # of the individual component
                   parent instance when the parent is instantiated as an
                    array (extends phpBB). When representing an individual
   array element this is substitutes the index and for an entire array it
   substitutes the range.
[name]
                -- Replaced by the descriptive name of the component
                    (extends phpBB). This tag is undefined when used inside
   the value of the name property.
[desc]
                -- Replaced by the component's description (extends phpBB).
                -- Replaced by the instance name (extends phpBB).
[instname]
```

# D.3 colorValues for the color tag

The RDLFormatCode color can accept two forms of arguments for color: enumerated values specified by the HTML 4.01 or CSS specifications and RGB #'s.

## Example

Who is afraid of [color=red]red[/color], [color=#eeaa00]yellow[/color] and [color=#30f]blue[/color]?

HTML 4.01 & CSS2 Colors

Color				
Name	Hex 6	RGB	RGB%	Sample
			0%,0%,0	
black	#000000	0,0,0	%	
			75%,75%,	
silver	#C0C0C0	########	75%	
			50%,50%,	
gray	#808080	########	50%	
			100%,100	
white	#FFFFFF	########	%,100%	
			50%,0%,0	
maroon	#800000	128,0,0	%	
			100%,0%,	
red	#FF0000	255,0,0	0%	
			50%,0%,5	
purple	#800080	128,0,128	0%	
			100%,0%,	
fuchsia	#FF00FF	255,0,255	100%	
			0%,50%,0	
green	#008000	0,128,0	%	
l			0%,100%,	
lime	#00FF00	0,255,0	0%	
	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	400 400 0	50%,50%,	
olive	#808000	128,128,0	0%	
11	#55550	055 055 0	100%,100	
yellow	#FFFF00	255,255,0	%,0%	
	#00000	0.0.400	0%,0%,50	
navy	#000080	0,0,128	%	
blue	#00,000	0.0.255	0%,0%,10	
blue	#0000FF	0,0,255	0% 50% 5	
tool	#00.000	0 120 120	0%,50%,5	
teal	#008080	0,128,128	0% 100%	
	#00 5 5 5 5	0.055.055	0%,100%,	
aqua	#00FFFF	0,255,255	100%	

## **D.4 Example**

The following code sample demonstrates some simple uses of RDLFormatCode.

```
addrmap top {
 name = "RDLCode Example";
  // desc = "Please refer to [quote] the[/quote] specification [url]http://
   www.yahoo.com]here[/url] for details.";
  reg {
   name = "Register my index = [index] my [b]parents index = [index parent]
   my instname = [instname] [index] [/b] ";
   desc = "Please [b] [u] refer[index] to the [index] specification[/u] [/b]
   [url=http://www.yahoo.com]here[/url] for details.";
   field {
      name = "START [test] [br] [b] Some bold text for
   [instname] [lb] [index] [rb] [/b],
            [i]italic[/i], [u]underline[/u], [email]tcook@denali.com[/email],
              [img] some image.gif[/img]
              [p] [color=#ff3366] Some Color[/color] [/p]
              [code]echo This is some code; [/code]
              [size=18] [color=red] [b] LOOK AT ME! [/b] [/color] [/size]
              [list]
              [*] [color=red] Red[/color]
              [*][color=blue]Blue[/color]
              [*] [color=green] Green [/color]
              [/list]
              [list=1]
              [*] Red
              [*]Blue
              [*]Yellow
              [/list]
              [list=a]
              [*]Red
              [*]Blue
              [*]Yellow
              [/list]
              ";
      desc = "Please [some unknown tag] refer to [list=1] [*]Red [*]Green [/
   list] the specification [url=http://www.google.com]here[/url] for
   details.";
    } f1;
  } r1 [10];
```

The complete SystemRDL source and sample output from this example can be found in the SystemRDL release in the examples/rdl\_code directory.

NOTE—Some details of the sample output are the result of factors outside the control of RDLCode and are functions of the compiler, its arguments, or supporting style sheets.

## **Annex E**

(informative)

# **Component-property relationships**

Table E1 lists all properties defined in SystemRDL. For each property, Table E1 specifies which component types allow the property and gives references to the tables (or section) where the property is defined (e.g., Table 18 for the property accesswidth (within the Register component description)). The Mutual exclusion column designates groups of properties which are mutually exclusive (e.g., group A shows activehigh and activelow are mutually exclusive). Each mutual exclusion group is given a letter (e.g., A), which is shown next to all members of that group. Table E1 also shows the type for each property, what side of an assignment is may appear on, and if it can be dynamically assigned. The two Constant columns indicate if a property appears on the left-hand side (LH assign), the type shown can be assigned on the right-hand side (RH assign), e.g., a numeric type for the property accesswidth. The left-hand side in the Signal columns indicate if a property may be assigned to a signal property.

## Table E1—Property cross-reference

	Martaral	SystemRDL components						Constant		Signal		
Property	Mutual exclusion	Field	Register	Register file	Address map	Signal	LH assign	RH assign	LH assign	RH <sup>a</sup> assign	mic assign ment	Notes
accesswidth			Table 18				X	numeric			X	
activehigh	А					Table 7	X	boolean			X	
activelow	А					Table 7	X	boolean			X	
addressing					Table 21		X	enumera- tion value				compact, regalign, or fullalign
alignment				Table 20	Table 21		X	unsized numeric				
anded		Table 13					X	boolean		Х	X	
arbiter					Table 22		х	boolean				

# Table E1—Property cross-reference (Continued)

	N	SystemRDL components						nstant	Sig	nal	Dyna	
Property	Mutual exclusion	Field	Register	Register file	Address map	Signal	LH assign	RH assign	LH assign	RH <sup>a</sup> assign	mic assign ment	Notes
async	N					Table 7	х	boolean			х	
bigendian	L				Table 21		X	boolean			X	
bothedge	Н	Table 15						N/A			х	intr modifier
bridge					Table 22		х	boolean				
counter	E	Table 14					х	boolean			х	
cpuif_reset						Table 7	х	boolean			х	
decr		Table 14						N/A	X	у	х	
decrsaturate		Table 14					Х	numeric	X		х	Decrementing counter saturate value
decrsaturate		Table 14						N/A		X	х	Decrementing counter saturate reached
decrthreshold		Table 14					х	numeric	X		Х	Decrementing counter threshold value
decrthreshold		Table 14						N/A		X	Х	Decrementing counter threshold reached
decrvalue	G	Table 14					X	numeric	X	у	х	
decrwidth	G	Table 14					х	numeric			х	
desc		Table 5	Table 5	Table 5	Table 5	Table 5	Х	string	X			Also used in <b>enum</b> eration ( <u>Table 5</u> )
dontcompare	0	Table 6					Х	boolean sized numeric			х	

Table E1—Property cross-reference (Continued)

	20.1	SystemRDL components						nstant	Sig	gnal	Dyna	
Property	Mutual exclusion	Field	Register	Register file	Address map	Signal	LH assign	RH assign	LH assign	RH <sup>a</sup> assign	mic assign ment	Notes
dontcompare	0		Table 6, Table 18	Table 6	Table 6, Table 21		Х	boolean			х	
donttest	0	Table 6					Х	boolean sized numeric			Х	
donttest	0		Table 6, Table 18	Table 6	Table 6, Table 21		Х	boolean			х	
enable	J	Table 16						N/A	X	у	х	
encode		Table 17					Х	N/A			Х	enumeration object reference
errextbus			Table 18				х	numeric			х	
field_reset						Table 7	х	boolean			х	
fieldwidth		Table 13					X	numeric				
halt			See <u>8.7</u>					N/A		Х	X	
haltenable	K	Table 16						N/A	X	у	X	
haltmask	K	Table 16						N/A	X	у		
hw		Table 8					X	enumera- tion value				r, w, rw, wr, or na
hwclr		Table 13					х	boolean	X	у	х	
hwenable	D	Table 13					x	boolean	X	у	х	
hwmask	D	Table 13					x	boolean	X	у	х	
hwset		Table 13					х	boolean	X	у	х	

# Table E1—Property cross-reference (Continued)

	N	SystemRDL components						Constant		gnal	Dyna	
Property	Mutual exclusion	Field	Register	Register file	Address map	Signal	LH assign	RH assign	LH assign	RH <sup>a</sup> assign	mic assign ment	Notes
incr		Table 14						N/A	х	у	х	
incrsaturate		Table 14					X	numeric	X		X	Incrementing counter saturate value
incrsaturate		Table 14						N/A		X	X	Incrementing counter saturate reached
incrthreshold		Table 14					X	numeric	X		X	Incrementing counter threshold value
incrthreshold		Table 14						N/A		X	X	Incrementing counter threshold reached
incrvalue	F	Table 14					X	numeric	X	у	X	
incrwidth	F	Table 14					X	numeric			X	
intr	E	Table 16					X	boolean			X	
intr			See <u>8.7</u>					N/A		X	X	
level	Н	Table 15						N/A			X	intr modifier
littleendian	L				Table 21		X	boolean			X	
lsb0	М				Table 21		X	boolean				
mask	J	Table 16						N/A	X	у	X	
msb0	М				Table 21		х	boolean				
name		Table 5	Table 5	Table 5	Table 5	Table 5	X	string			X	Also used in <b>enum</b> eration ( <u>Table 5</u> )
negedge	Н	Table 15						N/A			X	intr modifier
next		Table 10						N/A	X	у	X	

Table E1—Property cross-reference (Continued)

			Systen	nRDL comp	onents		Со	nstant	Sig	gnal	Dyna	Notes
Property	Mutual exclusion	Field	Register	Register file	Address map	Signal	LH assign	RH assign	LH assign	RH <sup>a</sup> assign	mic assign ment	
nonsticky	I	Table 15						N/A			X	intr modifier
ored		Table 13					X	boolean		X	X	
overflow		Table 14						N/A		X	X	
posedge	Н	Table 15						N/A			X	intr modifier
precedence		Table 17					X	enumera- tion value			X	hw or sw
rclr		Table 11					X	boolean			X	
regwidth			Table 18				X	numeric				
reset		Table 10					X	numeric	X	у	X	
resetsignal		Table 10						N/A	X	у	X	
rset		Table 11					X	boolean			X	
rsvdset					Table 21		X	boolean				
rsvdsetX					Table 21		X	boolean				
saturate		Table 14					X	numeric	X		X	Incrementing counter saturate value
saturate		Table 14						N/A		X	X	Incrementing counter saturate reached
shared			Table 18				х	boolean				
sharedextbus				Table 20	Table 21		х	boolean				
signalwidth						Table 7	X	numeric				
singlepulse		Table 11					х	boolean			X	

# Table E1—Property cross-reference (Continued)

	M		Systen	nRDL comp	onents		Со	nstant	Sig	gnal	Dyna	
Property	Mutual exclusion	Field	Register	Register file	Address map	Signal	LH assign	RH assign	LH assign	RH <sup>a</sup> assign	mic assign ment	Notes
sticky	I	Table 16					X	boolean			X	
stickybit	I	Table 16					X	boolean			X	
sw		Table 8					X	enumera- tion value			X	r, w, rw, wr, or na
swacc		Table 11					х	boolean		X	X	
swmod		Table 11					х	boolean		X	X	
swwe		Table 11					х	boolean	X	у	X	
swwel		Table 11					х	boolean	X	у	X	
sync	N					Table 7	Х	boolean			X	
threshold		Table 14					х	numeric	X		Х	Incrementing counter threshold value
threshold		Table 14						N/A		Х	Х	Incrementing counter threshold reached
underflow		Table 14						N/A		X	X	
we	С	Table 13					х	boolean	х	у	X	
wel	С	Table 13					х	boolean	х	у	X	
woclr	В	Table 11					х	boolean			X	
woset	В	Table 11					х	boolean			X	
xored		Table 13					х	boolean		X	X	

<sup>&</sup>lt;sup>a</sup>y indicates a RH assignment can only take place if a LH assignment also occurs; otherwise this is an error.