




D2
Orange
R2
120
D1
1N4148
R5
330
VCCO
R3
4.7K
U1E
DONE_2
71
FP_Done
PROGRAM_B_2
37
SUSPEND
73
GND
PROG_B
TCK
109
FP_TCK
TDI
110
FP_TDI
TDO
106
FP_TDO
TMS
107
FP_TMS
CMPCS_B_2
72
XC6SLX9-2TQG144C
C27
4.7uF
S1
SW-PB
GND
P2
FP_TMS
FP_TDO
FP_TDI
FP_TCK
R4
R7
R1
R36
0
JT_TMS
JT_TDO
JT_TDI
JT_TCK
6
5
4
3
2
1
JTAG
C26
100nF
U3
FT2232HL
VPHY
VPLL
VUSBC
+3.3V
VREGIN
VREGOUT
C28
4.7uF
USB5V
P3
UPWIN
F1
0.5A
D_N
D_P
DM
DP
Micro USB
RESET
REF
R12
1K
R15
12K1%
R13
10K
R14
10K
EECS
EECLK
EEDATA
OSCI
OSCO
TEST
C38
27pF
C39
27pF
Y1
12.000MHz
ADBUS0
ADBUS1
ADBUS2
ADBUS3
USB_TCK
USB_TDI
USB_TDO
USB_TMS
R8
R9
R10
R11
FP_TCK
FP_TDI
FP_TDO
FP_TMS
BDBUS0
BDBUS1
BDBUS2
BDBUS3
BDBUS4
BDBUS5
BDBUS6
BDBUS7
FT_D0
FT_D1
FT_D2
FT_D3
FT_D4
FT_D5
FT_D6
FT_D7
BCBUS0
BCBUS1
BCBUS2
BCBUS3
BCBUS4
BCBUS5
BCBUS6
BCBUS7
FT_RXF_N
FT_TXE_N
FT_RD_N
FT_WR_N
FT_SIWU
R16
NC/4.7K
PWEN
SUSPEND
TP1
STP
TP2
STP
AGND
U4
93C46/56
CS
SCK
DI
Q
VCC
DU
ORG
GND
C42
100nF
C43
100nF
R17
2.2K
R18
10K
C29
C30
C31
C32
C33
C34
C35
100nF
FB2
FB1
600R, 0.2A
C40
C44
C36
C37
4.7uF
Title
FPGA Configuration
Size
A4
Number
Revision
Date:
12/29/2016
Sheet of
File:
C:\EVALSP6\FPGA Configuration.SchDoc
Drawn By:



U1C
BANK 2
FP_PR_CLK
VCCO
IO_L1P_CCLK_2 70
IO_L1N_M0_CMPMISO_2 69
IO_L2P_CMPCLK_2 67
IO_L2N_CMPMOSI_2 66
IO_L3P_D0_DIN_MISO_MISO1_2 65 MISO1
IO_L3N_MOSI_CSI_B_MISO0_2 64 MISO0
IO_L12P_D1_MISO2_2 62 MISO2
IO_L12N_D2_MISO3_2 61 MISO3
IO_L13P_M1_2 60
GND
IO_L13N_D10_2 59
IO_L14P_D11_2 58
IO_L14N_D12_2 57
IO_L30P_GCLK1_D13_2 56
IO_L30N_GCLK0_USERCCLK_2 55 FT_D5
IO_L31P_GCLK31_D14_2 51 FT_D6
IO_L31N_GCLK30_D15_2 50 FT_D7
IO_L48P_D7_2 48 FT_RXF_N
IO_L48N_RDWR_B_VREF_2 47 FT_TXE_N
IO_L49P_D3_2 46 FT_RD_N
IO_L49N_D4_2 45 FT_WR_N
IO_L62P_D5_2 44 FT_SIWU
IO_L62N_D6_2 43
IO_L64P_D8_2 41 FP_TX
IO_L64N_D9_2 40 FP_RX
IO_L65P_INIT_B_2 39 FP_INIT_B
IO_L65N_CSO_B_2 38 FP_CSO
XC6SLX9-2TQG144C
VCCO
R6
4K7
U1A
BANK 0
IO_L1P_HSWAPEN_0 144 ADD4
IO_L1N_VREF_0 143 MEM_CE
IO_L2P_0 142 MEM_D0
IO_L2N_0 141 MEM_D1
IO_L3P_0 140 MEM_D2
IO_L3N_0 139 MEM_D3
IO_L4P_0 138 MEM_WE
IO_L4N_0 137 ADD5
IO_L34P_GCLK19_0 134 ADD6
IO_L34N_GCLK18_0 133 ADD7
IO_L35P_GCLK17_0 132 ADD8
IO_L35N_GCLK16_0 131 ADD9
IO_L36P_GCLK15_0 127 ADD18
IO_L36N_GCLK14_0 126 ADD17
IO_L37P_GCLK13_0 124 ADD16
IO_L37N_GCLK12_0 123 ADD15
IO_L62P_0 121 MEM_OE
IO_L62N_VREF_0 120 MEM_D7
IO_L63P_SCP7_0 119 MEM_D6
IO_L63N_SCP6_0 118 ADD10
IO_L64P_SCP5_0 117 ADD11
IO_L64N_SCP4_0 116 ADD12
IO_L65P_SCP3_0 115 ADD13
IO_L65N_SCP2_0 114 ADD14
IO_L66P_SCP1_0 112 MEM_D4
IO_L66N_SCP0_0 111 MEM_D5
XC6SLX9-2TQG144C
U1B
BANK 1
IO_L1P_1 105 LED0
IO_L1N_VREF_1 104 LED1
IO_L32P_1 102 LED2
IO_L32N_1 101 LED3
IO_L33P_1 100 DISP0
IO_L33N_1 99 DISP1
IO_L34P_1 98 DISP2
IO_L34N_1 97 DISP3
IO_L40P_GCLK11_1 95 DISP4
IO_L40N_GCLK10_1 94 DISP5
IO_L41P_GCLK9_IRDY1_1 93 DISP6
IO_L41N_GCLK8_1 92 DISP7
IO_L42P_GCLK7_1 88 EXT_CLK
IO_L42N_GCLK6_TRDY1_1 87 nFP_RST
IO_L43P_GCLK5_1 85 OSC
IO_L43N_GCLK4_1 84 DIP0
IO_L45P_1 83 FT_D0
IO_L45N_1 82 FT_D1
IO_L46P_1 81 DIP1
IO_L46N_1 80 FT_D2
IO_L47P_1 79 DIP2
IO_L47N_1 78 FT_D3
IO_L74P_AWAKE_1 75 FT_D4
IO_L74N_DOUT_BUSY_1 74 DIP3
XC6SLX9-2TQG144C
U1D
BANK 3
IO_L1P_3 35 TEMP_IN
IO_L1N_VREF_3 34 EXT0
IO_L2P_3 33
IO_L2N_3 32 EXT1
IO_L36P_3 30 EXT2
IO_L36N_3 29 EXT3
IO_L37P_3 27 EXT4
IO_L37N_3 26 EXT5
IO_L41P_GCLK27_3 24 EXT6
IO_L41N_GCLK26_3 23 EXT7
IO_L42P_GCLK25_TRDY2_3 22 EXT8
IO_L42N_GCLK24_3 21 EXT9
IO_L43P_GCLK23_3 17 EXT10
IO_L43N_GCLK22_IRDY2_3 16 EXT11
IO_L44P_GCLK21_3 15 EXT12
IO_L44N_GCLK20_3 14 EXT13
IO_L49P_3 12 EXT14
IO_L49N_3 11 EXT15
IO_L50P_3 10 EXT16
IO_L50N_3 9 EXT17
IO_L51P_3 8 EXT18
IO_L51N_3 7 EXT19
IO_L52P_3 6 ADD0
IO_L52N_3 5 ADD1
IO_L83P_3 3 ADD2
IO_L83N_VREF_3 1 ADD3
XC6SLX9-2TQG144C
P1
EXT0 1 2
EXT1 3 4
EXT2 5 6
EXT3 7 8
EXT4 9 10
EXT5 11 12
EXT6 13 14
EXT7 15 16
EXT8 17 18
EXT9 19 20
EXT10 21 22
EXT11 23 24
EXT12 25 26
EXT13 27 28
EXT14 29 30
EXT15 31 32
EXT16 33 34
EXT17 35 36
EXT18 37 38
EXT19 39 40
Header 20X2
GND
Title
FPGA IO pins
Size
A4
Number
Revision
Date: 12/29/2016
Sheet of
File: C:\EVALSP6\FPGA IO Banks.SchDoc
Drawn By:






| | | |
|---|---|---|
| Title | **FPGA Power** | |
| Size: A4 | Number: | Revision: |
| Date: 12/29/2016 | | Sheet of |
| File: C:\EVALSP6\FPGA Power.SchDoc | | Drawn By: |





| | | |
|---|---|---|
| Title | **Peripherals** | |
| Size: A4 | Number: | Revision: |
| Date: 12/29/2016 | Sheet of | |
| File: C:\EVALSP6\Peripherlas.SchDoc | Drawn By: | |










Power Regulator





| | | |
|---|---|---|
| Title: **Power Regulator** | | |
| Size: A4 | Number: | Revision: |
| Date: 12/29/2016 | | Sheet of |
| File: C:\EVALSP6\Power Supply.SchDoc | | Drawn By: |




| | | |
|---|---|---|
| Title: **System Memory** | | |
| Size: A4 | Number: | Revision: |
| Date: 12/29/2016 | | Sheet of |
| File: C:\EVALSP6\System Memory.SchDoc | | Drawn By: |