



CA5 Report

Part a:

i.

Diagram and state machine for mealy machine:





Mealy Machine code and test bench:

```

1  module Mealy (input clk,rst,serIn,en,output w_detect);
2      reg[2:0] ns,ps;
3      parameter [2:0] A=3'b000,B=3'b001,C=3'b010,D=3'b011,E=3'b100,F=3'b101,G=3'b110;
4
5      always @(ps,serIn) begin
6          ns = A;
7          case (ps)
8              A: ns= serIn ? A:B;
9              B: ns= serIn ? C:B;
10             C: ns= serIn ? D:B;
11             D: ns= serIn ? E:B;
12             E: ns= serIn ? F:B;
13             F: ns= serIn ? G:B;
14             G: ns= serIn ? A:B;
15             default: ns=A;
16         endcase
17     end
18     assign w_detect = (ps == G)? ~serIn: 1'b0;
19     always @(posedge clk,posedge rst) begin
20         if(rst)
21             ps<=A;
22         else if(~en)
23             ps <= A;
24         else
25             ps<=ns;
26     end
27 endmodule

```


```


1  `timescale 1ns/1ns
2  module testb ();
3      reg serIn=0,clk=0,rst=0,en=0;
4      wire w_detect_moore;
5      Mealy UUT(clk,rst,serIn,en,w_detect_moore);
6      always #100 clk = ~clk;
7      initial begin
8          #50
9          #200 serIn = 0;
10         #200 serIn = 1;
11         #200 serIn = 1;
12         #200 serIn = 1;
13         #200 serIn = 1;
14         #200 serIn = 1;
15         #200 serIn = 0;
16         #200 $stop;
17     end
18 endmodule

```


ii.

Symbols using RTL Viewer and Technology Map viewer:






Parameter	Value	Type
A	000	Unsigned Binary
B	001	Unsigned Binary
C	010	Unsigned Binary
D	011	Unsigned Binary
E	100	Unsigned Binary
F	101	Unsigned Binary
G	110	Unsigned Binary




Resources used for building the circuit(after synthesis):

Flow Status	Successful - Sat Dec 30 21:09:02 2023
Quartus Prime Version	20.1.0 Build 711 06/05/2020 SJ Lite Edition
Revision Name	Mealy
Top-level Entity Name	Mealy
Family	Cyclone IV GX
Device	EP4CGX15BF14A7
Timing Models	Final
Total logic elements	7 / 14,400 (< 1 %)
Total registers	6
Total pins	5 / 81 (6 %)
Total virtual pins	0
Total memory bits	0 / 552,960 (0 %)
Embedded Multiplier 9-bit elements	0
Total GXB Receiver Channel PCS	0 / 2 (0 %)
Total GXB Receiver Channel PMA	0 / 2 (0 %)
Total GXB Transmitter Channel PCS	0 / 2 (0 %)
Total GXB Transmitter Channel PMA	0 / 2 (0 %)
Total PLLs	0 / 3 (0 %)

Floor plan:




The light blue blocks are logic blocks. The yellow blocks are memory blocks. The tan blocks around the edge are I/O blocks. The dark blue block are used blocks for building logics of this circuit(which is 1 in this).



The last picture is the used logic block for building this circuit. Each logic block is made of 16 logic elements. As we can see, 7 logic elements are used for building this circuit.


iii.





The post-synthesis is based on the delays which are presented in .sdo file that leads to a time difference in comparison to the pre-synthesis module. In post-synthesis version we have a little delay before the changes on the output whereas in the pre-synthesis version, the changes are instant.


Part b:

The complete diagram of the project:



Symbols using RTL Viewer and Technology Map viewer:







Resources used for building the circuit(after synthesis):

Flow Status	Successful - Sun Dec 31 20:29:13 2023
Quartus Prime Version	20.1.0 Build 711 06/05/2020 SJ Lite Edition
Revision Name	bit_counter
Top-level Entity Name	bit_counter
Family	Cyclone IV GX
Device	EP4CGX15BF14A7
Timing Models	Final
Total logic elements	13 / 14,400 (< 1 %)
Total registers	11
Total pins	20 / 81 (25 %)
Total virtual pins	0
Total memory bits	0 / 552,960 (0 %)
Embedded Multiplier 9-bit elements	0
Total GXB Receiver Channel PCS	0 / 2 (0 %)
Total GXB Receiver Channel PMA	0 / 2 (0 %)
Total GXB Transmitter Channel PCS	0 / 2 (0 %)
Total GXB Transmitter Channel PMA	0 / 2 (0 %)
Total PLLs	0 / 3 (0 %)

Floor plan:



Two blocks are used for building the logic of this circuit.



Two logic blocks are used for building this circuit that the left one uses 7 logic elements and the right one uses 5 logic elements.

ii.


Testbench:

```

1  `timescale 1ns/1ns
2  module ex2_tb();
3      reg serin=0,cnt_3_en=0,clk=0,rst=0,load_0 = 1;
4      wire serOutValid;
5      wire [7:0] sh_ParOut;
6      wire [2:0] cnt_3_ParOut;
7      reg [2:0] parIn_3_cnt = 3'b000;
8      bit_counter UUT3(serOutValid,load_0,clk,cnt_3_en,rst,parIn_3_cnt,cnt_3_ParOut,sh_ParOut,serin);
9      initial forever begin #41;clk=~clk; end
10     initial begin
11         load_0 = 0;
12         #82;
13         #82;
14         #20; serin=0;
15         #82; serin=1;
16         #82; serin=1;
17         #82; serin=1;
18         #82; serin=1;
19         #82; serin=1;
20         #82; serin=0; cnt_3_en=1;
21         #82; serin=1;
22         #82; serin=1;
23         #82; serin=1;
24         #82; serin=1;
25         #82; serin=1;
26         #82; serin=1;
27         #82; serin=1;
28         #82; serin=1; cnt_3_en=0;
29         #82; serin=1;
30         #82; serin=0;
31         #82; serin=0;
32         #82; serin=1;
33         #82; serin=1;
34         #82; serin=1;
35         #82; serin=1;
36         #82; serin=1;
37         #82; serin=0; cnt_3_en=1;
38         #82; serin=1;
39         #82; serin=1;
40         #82; serin=1;
41         #82; serin=0;
42         #82; serin=0;
43         #82; serin=0;
44         #82; serin=1;
45         #82; serin=1;
46         #82; serin=1;
47         #200
48         $stop;
49     end
50 endmodule

```


Result of the testbench:





Part c:

i.

Symbols using RTL Viewer and Technology Map viewer:







Resources used for building the circuit(after synthesis):

Flow Status	Successful - Sun Dec 31 21:03:22 2023
Quartus Prime Version	20.1.0 Build 711 06/05/2020 SJ Lite Edition
Revision Name	bitt_transmittor
Top-level Entity Name	bitt_transmittor
Family	Cyclone IV GX
Device	EP4CGX15BF14A7
Timing Models	Final
Total logic elements	10 / 14,400 (< 1 %)
Total registers	8
Total pins	23 / 81 (28 %)
Total virtual pins	0
Total memory bits	0 / 552,960 (0 %)
Embedded Multiplier 9-bit elements	0
Total GXB Receiver Channel PCS	0 / 2 (0 %)
Total GXB Receiver Channel PMA	0 / 2 (0 %)
Total GXB Transmitter Channel PCS	0 / 2 (0 %)
Total GXB Transmitter Channel PMA	0 / 2 (0 %)
Total PLLs	0 / 3 (0 %)

Floor plan:



One logic block is used for building the logic of this circuit.



One logic block is used for building this circuit that uses 9 logic elements.

ii.


Testbench:

```



1  `timescale 1ns/1ns
2  module transmitter_tb();
3      reg serin=1, clk=0, rst=1,cnt_8_en=0,load=1;
4      wire [7:0] parout_8_cnt;
5      wire cout,serout;
6      reg [7:0] parin_8_cnt=8'b00000110;
7      bit_transmitter UUT(serout,serin,cnt_8_en,cout,clk,rst,load,parin_8_cnt,parout_8_cnt);
8      initial forever begin #50;clk=~clk; end
9      initial begin
10         #150; cnt_8_en=1; load=0;
11         #82; serin=0;
12         #82; serin=0;
13         #82; serin=0;
14         #82; serin=1;
15         #82; serin=0;
16         #82; serin=1;
17         #34; cnt_8_en=0;
18         #100
19         $stop;
20     end
21 endmodule

```

Result of the testbench:



Controller Part:



Resources used for building the circuit(after synthesis):

Flow Status	Successful - Sun Dec 31 21:22:14 2023
Quartus Prime Version	20.1.0 Build 711 06/05/2020 SJ Lite Edition
Revision Name	control
Top-level Entity Name	control
Family	Cyclone IV GX
Device	EP4CGX15BF14A7
Timing Models	Final
Total logic elements	10 / 14,400 (< 1 %)
Total registers	5
Total pins	10 / 81 (12 %)
Total virtual pins	0
Total memory bits	0 / 552,960 (0 %)
Embedded Multiplier 9-bit elements	0
Total GXB Receiver Channel PCS	0 / 2 (0 %)
Total GXB Receiver Channel PMA	0 / 2 (0 %)
Total GXB Transmitter Channel PCS	0 / 2 (0 %)
Total GXB Transmitter Channel PMA	0 / 2 (0 %)
Total PLLs	0 / 3 (0 %)

Code of the controller:

```



1  module control(input clk,rst,w_detect,serOutValid,cout, output reg load_8bit,load_0,en,cnt_3_en,cnt_8_en);
2      reg[2:0] ps,ns;
3      parameter[2:0] Init = 0, detect = 1, cnt_3_bit = 2, cnt_load = 3, downcnt_8_bit = 4;
4      always @(ps,w_detect,serOutValid,cout) begin
5          ns = Init;
6          {load_0,en,cnt_3_en,cnt_8_en} = 4'b0;
7          case (ps)
8              Init : begin ns = detect; en=1;load_0=1; end
9              detect : begin ns = w_detect ? cnt_3_bit : detect; en=w_detect?0:1; end
10             cnt_3_bit : begin ns = serOutValid ? cnt_load : cnt_3_bit; cnt_3_en = serOutValid?0:1; end
11             cnt_load : begin ns = downcnt_8_bit; load_8bit=1;cnt_8_en=1; end
12             downcnt_8_bit : begin ns = cout ? Init : downcnt_8_bit; load_8bit=0;cnt_8_en = cout ? 0:1; end
13             default: ns = Init;
14         endcase
15     end
16     always @(posedge clk,posedge rst) begin
17         if(rst)
18             ps <= Init;
19         else
20             ps <= ns;
21         end
22 endmodule

```


Part d:

i.


Symbols using RTL Viewer and Technology Map viewer:




Resources used for building the circuit(after synthesis):

Flow Status	Successful - Sun Dec 31 21:29:29 2023
Quartus Prime Version	20.1.0 Build 711 06/05/2020 SJ Lite Edition
Revision Name	nt_collector
Top-level Entity Name	nt_collector
Family	Cyclone IV GX
Device	EP4CGX15BF14A7
Timing Models	Final
Total logic elements	39 / 14,400 (< 1 %)
Total registers	30
Total pins	15 / 81 (19 %)
Total virtual pins	0
Total memory bits	0 / 552,960 (0 %)
Embedded Multiplier 9-bit elements	0
Total GXB Receiver Channel PCS	0 / 2 (0 %)
Total GXB Receiver Channel PMA	0 / 2 (0 %)
Total GXB Transmitter Channel PCS	0 / 2 (0 %)
Total GXB Transmitter Channel PMA	0 / 2 (0 %)
Total PLLs	0 / 3 (0 %)

Floor plan:



Four logic blocks is used for building the logic of this circuit.



As we can see, we have 4 logic blocks that we can see their number of logic elements of them.

ii.

Testbench:

```

1  `timescale 1ns/1ns
2  module final_tb();
3      reg serin=0, clk=0, rst=0;
4      wire [2:0] cnt_3_out;
5      wire [7:0] cnt_8_out;
6      wire serOut;
7      nt_collector uut5(serOut,clk,rst,serin,cnt_3_out,cnt_8_out);
8      initial forever begin #41;clk=~clk; end
9      initial begin
10         #82;
11         #20;
12         #82; serin=0;
13         #82; serin=1;
14         #82; serin=1;
15         #82; serin=1;
16         #82; serin=1;
17         #82; serin=1;
18         #82; serin=0;
19         #82; serin=1;
20         #82; serin=1;
21         #82; serin=0;
22         #82; serin=0;
23         #82; serin=0;
24         #82; serin=0;
25         #82; serin=0;
26         #82; serin=0;
27         #82; serin=0;
28         #82; serin=0;
29         #82; serin=1;
30         #82; serin=0;
31         #82; serin=0;
32         #82; serin=0;
33         #82; serin=1;
34         #82; serin=1;
35         #82; serin=1;
36         #82; serin=1;
37         #82; serin=1;
38         #82; serin=0;
39         #82; serin=1;
40         #82; serin=0;
41         #82; serin=0;
42         #82; serin=0;
43         #82; serin=0;
44         #82; serin=0;
45         #82; serin=0;
46         #82; serin=0;
47         #82; serin=1;
48         #82; serin=1;
49         #82; serin=1;
50         #82; serin=1;
51         #82; serin=1;
52         #100;
53         $stop;
54     end
55 endmodule

```

Result of the testbench:

