
CA4 Report

Question1:

Part a, b:




Code:

```
1    `timescale 1ns/1ns
2    module sr_latch_2inp (input S, R, output Q, Qb);
3    nand #8 Snand (Q, Qb, S);
4    nand #8 Rnand (Qb, Q, R);
5    endmodule
6
7    module sr_latch_3inp (input S1, R1, S2, R2, output Q, Qb);
8    nand #12 Snand (Q, S1, S2, Qb);
9    nand #12 Rnand (Qb, R1, R2, Q);
endmodule
```

Test bench:


```
`timescale 1ns/1ns
module q1_tb ();
    logic S,R;
    wire Q1, QB1;
    wire Q2, QB2;
    sr_latch_2inp _2inp(S, R, Q1, QB1);
    sr_latch_3inp _3inp(S, R, S, R, Q2, QB2);
    initial begin
            S = 0; R = 1;
            #200 S = 0; R = 1;
            #200 S = 1; R = 1;
            #200 S = 1; R = 0;
            #200 S = 0; R = 0;
            #200 S = 1; R = 0;
            #200 S = 0; R = 0;
            #200 S = 1; R = 1;
            #200 S = 1; R = 0;
            #100 $stop;
    end
endmodule
```



Part c:

If S and R are simultaneously active (00 in this case because they are active low), there will be memory loss. For example if the input after 00 is 11, the output must be Q but because of the loss of memory, the output is unknown(goes into a loop of 0 and 1's)

Question 2:



Part a:

Code:


```
1    `timescale 1ns/1ns
2    module Edge_DFF (input D , clk, output Q, Qb);
3    wire G1_o,G2_o,G3_o,G4_o;
4    sr_latch_2inp G1_G2(G4_o,clk,G1_o,G2_o);
5    sr_latch_3inp G3_G4(G2_o,D,clk,D,G3_o,G4_o);
6    sr_latch_2inp G5_G6(G2_o,G3_o,Q,Qb);
7    endmodule
```

Testbench:

```
1    `timescale 1ns/1ns
2    module q2_tb();
3    logic d = 1, clk = 0;
4    wire Q, Qb;
5    Edge_DFF DFF (d, clk, Q, Qb);
6    always #100 clk = ~clk;
7    initial begin
8         repeat (20) #150 d = $random;
9         #200 $stop;
10    end
11   endmodule
```

Part b:

Testbench:




At the positive edge of clock, the output Q becomes the d value.

When d changes from 1 to 0, the delay for changing Q and Qb are:

Q:28ns


Qb: 20ns



When d changes from 0 to 1, the delay for changing Q and Qb are:

Q:16ns

Qb: 24ns




Part c:

```
Tsetup = (12 + epsilon)ns \rightarrow 13ns
```

Testbench for calculating Tsetup:

Waveform for calculating Tsetup:




Part d:

Thold = $(0 + epsilon)ns \rightarrow 1ns$


Testbench for calculating Thold:

```
1    `timescale 1ns/1ns
2    module q2_tb();
3    logic d = 1, clk = 0;
4    wire Q, Qb;
5    Edge_DFF DFF (d, clk, Q, Qb);
6    always #200 clk = ~clk;
7    initial begin
8    #50 d = 0;
9    #200 d = 1;
10    #50 d = 0;
11    #50 d = 0;
12    end
13    endmodule
```

Waveform for calculating Thold:



Question 3:



Part e:

```
1    `timescale 1ns/1ns
2    module PC_DFF (input D , clk, PRE, CLR, output Q, Qb);
3    wire G1_o,G2_o,G3_o,G4_o;
4    sr_latch_3inp G1_G2(PRE,CLR,G4_o,clk,G1_o,G2_o);
5    sr_latch_3inp G3_G4(G2_o,CLR,clk,D,G3_o,G4_o);
6    sr_latch_3inp G5_G6(PRE,CLR,G2_o,G3_o,Q,Qb);
7    endmodule
```

Testbench:


Part f:

change D from 0 to 1: Q = 24ns and Qb = 36ns

change D from 1 to 0: Q = 36ns and Qb = 24ns

PRE active: Q = 12ns and Qb = 48ns

CLR active: Q = 24ns and Qb = 12ns



Part g:

Nothing happens if clock activates while preset or clear are already active because preset and clear are asynchronous in this flip flop and they have priority to clock.

Part h:

Active Preset: Q = 1

Active CLR : Q = 0

Active CLR and Preset simultaneously: Memory loss(Q = Qb)