

## **CA5** Report

#### Part a:

i.

Diagram and state machine for mealy machine:







### Mealy Machine code and test bench:

```
module Mealy (input clk,rst,serIn,en,output w_detect);
    reg[2:0] ns,ps;
    parameter [2:0] A=3'b000,B=3'b001,C=3'b010,D=3'b011,E=3'b100,F=3'b101,G=3'b110;
    always @(ps,serIn) begin
        case (ps)
            A: ns= serIn ? A:B;
           B: ns= serIn ? C:B;
           C: ns= serIn ? D:B;
           E: ns= serIn ? F:B;
           F: ns= serIn ? G:B;
           default: ns=A;
        endcase
    assign w_detect = (ps == G)? ~serIn: 1'b0;
    always @(posedge clk,posedge rst) begin
        if(rst)
            ps<=A;
        else if(~en)
        else
            ps<=ns;
endmodule
```

```
`timescale 1ns/1ns
module testb ();
    reg serIn=0,clk=0,rst=0,en=0;
    wire w_detect_moore;
    Mealy UUT(clk,rst,serIn,en,w_detect_moore);
    always #100 clk = ~clk;
    initial begin
            #50
            #200 serIn = 0;
            #200 serIn = 1;
            #200 serIn = 0;
            #200 $stop;
    end
endmodule
```

ii.Symbols using RTL Viewer and Technology Map viewer:







Parameter Valu	е Туре	
A 000	Unsigned Binary	
B 001	Unsigned Binary	
C 010	Unsigned Binary	
D 011	Unsigned Binary	
E 100	Unsigned Binary	
F 101	Unsigned Binary	
G 110	Unsigned Binary	
		y w_detect st

Flow Status	Successful - Sat Dec 30 21:09:02 2023
Quartus Prime Version	20.1.0 Build 711 06/05/2020 SJ Lite Edition
Revision Name	Mealy
Top-level Entity Name	Mealy
Family	Cyclone IV GX
Device	EP4CGX15BF14A7
Timing Models	Final
Total logic elements	7 / 14,400 ( < 1 % )
Total registers	6
Total pins	5 / 81 (6%)
Total virtual pins	0
Total memory bits	0 / 552,960 ( 0 % )
Embedded Multiplier 9-bit elements	0
Total GXB Receiver Channel PCS	0 / 2 ( 0 % )
Total GXB Receiver Channel PMA	0/2(0%)
Total GXB Transmitter Channel PCS	0 / 2 ( 0 % )
Total GXB Transmitter Channel PMA	0 / 2 ( 0 % )
Total PLLs	0/3(0%)

### Floor plan:




The light blue blocks are logic blocks. The yellow blocks are memory blocks. The tan blocks around the edge are I/O blocks. The dark blue block are used blocks for building logics of this circuit(which is 1 in this).



The last picture is the used logic block for building this circuit. Each logic block is made of 16 logic elements. As we can see, 7 logic elements are used for building this circuit.


#### iii.




The post-synthesis is based on the delays which are presented in .sdo file that leads to a time difference in comparison to the pre-synthesis module. In post-synthesis version we have a little delay before the changes on the output whereas in the pre-synthesis version, the changes are instant.


#### Part b:


The complete diagram of the project:



## Symbols using RTL Viewer and Technology Map viewer:









Flow Status	Successful - Sun Dec 31 20:29:13 2023
Quartus Prime Version	20.1.0 Build 711 06/05/2020 SJ Lite Edition
Revision Name	bit_counter
Top-level Entity Name	bit_counter
Family	Cyclone IV GX
Device	EP4CGX15BF14A7
Timing Models	Final
Total logic elements	13 / 14,400 ( < 1 % )
Total registers	11
Total pins	20 / 81 ( 25 % )
Total virtual pins	0
Total memory bits	0 / 552,960 ( 0 % )
Embedded Multiplier 9-bit elements	0
Total GXB Receiver Channel PCS	0/2(0%)
Total GXB Receiver Channel PMA	0/2(0%)
Total GXB Transmitter Channel PCS	0/2(0%)
Total GXB Transmitter Channel PMA	0/2(0%)
Total PLLs	0/3(0%)

# Floor plan:



Two blocks are used for building the logic of this circuit.




Two logic blocks are used for building this circuit that the left one uses 7 logic elements and the right one uses 5 logic elements.

#### ii.

#### Testbench:

```
module ex2_tb();
       rue ex2_tb();
reg serin=0,cnt_3_en=0,clk=0,rst=0,load_0 = 1;
wire serOutValid;
wire [7:0] sh_ParOut;
wire [2:0] cnt_3_ParOut;
reg [2:0] parIn_3_cnt = 3'b000;
bit_counter UUT3(serOutValid,load_0,clk,cnt_3_en,rst,parIn_3_cnt,cnt_3_ParOut,sh_ParOut,serin);
initial forever begin #41;clk=~clk; end
initial bogin
        load_0 = 0;
#82;
                 #82;
#20; serin=0;
#82; serin=1;
#82; serin=1;
#82; serin=1;
#82; serin=1;
#82; serin=0; cnt_3_en=1;
#82; serin=1;
#82; serin=1;
                 #82; serin=1;
#82; serin=1;
                 #82; serin=1;
                 #82; serin=1;
                 #82; serin=1;
#82; serin=1; cnt_3_en=0;
                 #82; serin=0;
                 #82; serin=0;
                  #82; serin=1;
                 #82; serin=1;
#82; serin=1;
                 #82; serin=0;
#82; serin=1;
                 #82; serin=1;
#82; serin=1;
                 #200
endmodule
```


### Result of the testbench:





### Part c:

i.

## Symbols using RTL Viewer and Technology Map viewer:









Flow Status	Successful - Sun Dec 31 21:03:22 2023
Quartus Prime Version	20.1.0 Build 711 06/05/2020 SJ Lite Edition
Revision Name	bitt_transmittor
Top-level Entity Name	bitt_transmittor
Family	Cyclone IV GX
Device	EP4CGX15BF14A7
Timing Models	Final
Total logic elements	10 / 14,400 ( < 1 % )
Total registers	8
Total pins	23 / 81 (28 %)
Total virtual pins	0
Total memory bits	0 / 552,960 ( 0 % )
Embedded Multiplier 9-bit elements	0
Total GXB Receiver Channel PCS	0/2(0%)
Total GXB Receiver Channel PMA	0/2(0%)
Total GXB Transmitter Channel PCS	0/2(0%)
Total GXB Transmitter Channel PMA	0/2(0%)
Total PLLs	0/3(0%)

## Floor plan:



One logic block is used for building the logic of this circuit.



One logic block is used for building this circuit that uses 9 logic elements.

ii.


#### Testbench:


```
timescale 1ns/1ns
module transmitter_tb();
   reg serin=1, clk=0, rst=1,cnt_8_en=0,load=1;
    wire [7:0] parout_8_cnt;
   wire cout, serout;
reg [7:0] parin_8_cnt=8'b00000110;
    bit_transmitter UUT(serout,serin,cnt_8_en,cout,clk,rst,load,parin_8_cnt,parout_8_cnt);
    initial forever begin #50;clk=~clk; end
    initial begin
        #150; cnt_8_en=1; load=0;
        #82; serin=0;
        #82; serin=0;
        #82; serin=0;
        #34; cnt_8_en=0;
        #100
        $stop;
    end
endmodule
```

### Result of the testbench:

serin	-No Data-							$\neg$		
∳ dk	-No Data-									
serout	-No Data-									
→ cnt_8_en	-No Data-									
	-No Data-	_								
load	-No Data-									
		00000110								
parout_8_cnt	-No Data-	00000000								
rst	-No Data-									

### **Controller Part:**





Resources used for building the curcuit(after synthesis):


```
Flow Status
                                     Successful - Sun Dec 31 21:22:14 2023
Quartus Prime Version
                                     20.1.0 Build 711 06/05/2020 SJ Lite Edition
Revision Name
                                    control
Top-level Entity Name
                                    control
Family
                                    Cyclone IV GX
Device
                                     EP4CGX15BF14A7
Timing Models
                                    Final
Total logic elements
                                    10 / 14,400 ( < 1 % )
Total registers
                                    5
Total pins
                                    10 / 81 (12 %)
Total virtual pins
Total memory bits
                                    0 / 552,960 (0%)
Embedded Multiplier 9-bit elements
Total GXB Receiver Channel PCS
                                    0/2(0%)
Total GXB Receiver Channel PMA
                                    0/2(0%)
Total GXB Transmitter Channel PCS
                                    0/2(0%)
Total GXB Transmitter Channel PMA
                                    0/2(0%)
Total PLLs
                                    0/3(0%)
```


#### Code of the controller:


### Part d:

i.

## Symbols using RTL Viewer and Technology Map viewer:









Flow Status	Successful - Sun Dec 31 21:29:29 2023
Quartus Prime Version	20.1.0 Build 711 06/05/2020 SJ Lite Edition
Revision Name	nt_collector
Top-level Entity Name	nt_collector
Family	Cyclone IV GX
Device	EP4CGX15BF14A7
Timing Models	Final
Total logic elements	39 / 14,400 ( < 1 % )
Total registers	30
Total pins	15 / 81 (19 %)
Total virtual pins	0
Total memory bits	0 / 552,960 ( 0 % )
Embedded Multiplier 9-bit elements	0
Total GXB Receiver Channel PCS	0/2(0%)
Total GXB Receiver Channel PMA	0/2(0%)
Total GXB Transmitter Channel PCS	0/2(0%)
Total GXB Transmitter Channel PMA	0/2(0%)
Total PLLs	0/3(0%)

# Floor plan:



Four logic blocks is used for building the logic of this circuit.



As we can see, we have 4 logic blocks that we can see their number of logic elements of them.

ii.

### Testbench:

```
| Timescale Ins/Ins | module final tb(); | reg serin=0, clk=0, rst=0; | wire [2:0] cnt_3_out; | wire [7:0] cnt_8_out; | wire serout; | nt_collector UUT5(serout,clk,rst,serin,cnt_3_out,cnt_8_out); | initial forever begin #41;clk=clk; end | initial begin | #82; | #82; | serin=0; | #82; | serin=1; | #82; | serin=0; | #82; | serin=1; | #82; | serin=1; | #82; | serin=1; | #82; | serin=1; | #82; | serin=0; | #82; | serin=1; | #8
```

### Result of the testbench:

