
# CA6 Report


# Design Phase:

### Part 1 and 3:

# Datapath design:




### Part 2:




#### Part 4:

From line 4 to 14, we have the combinational part of the controller and from line 15 to 20, we have the sequential part of the controller. Here is the Hoffman model of the controller:



## Part 5:



# Implementation Phase:


#### Controller part:

#### Code:

```
module controller (input clk,rst,y_bigger,start, output reg cnt_en,cnt_iz,x_ld,t_ld,t_init,sel,r_ld,r_init,as_sel,ready);
   reg[2:0] ns,ps;
parameter [2:0] Idle = 0, Wait = 1, Init = 2, Mult1 = 3, Mult2 = 4, Add = 5;
   always @(ps,y_bigger) begin
       {cnt_en,cnt_iz,x_ld,t_ld,t_init,sel,r_ld,r_init,as_sel,ready} = 10'b0;
       case(ps)
       Idle : begin ns = start ? Wait : Idle; ready = 1'b1; end
       Wait : begin ns = start ? Wait : Init; end
       Init : begin ns = Mult1; t_init = 1'b1; r_init = 1'b1; x_ld = 1'b1; cnt_iz = 1'b1; end
       Mult1 : begin ns = Mult2; sel = 1'b0; t_ld = 1'b1; end
       Mult2 : begin ns = Add; sel = 1'b1; t_ld = 1'b1; end
       Add : begin ns = y_bigger ? Idle : Mult1; r_ld = 1'b1; cnt_en = 1'b1; end
       endcase
   always @(posedge clk,posedge rst) begin
       else
   end
endmodule
```

## Number of used elements for building the circuit:

```
Flow Status
                                    Successful - Mon Jan 08 18:39:13 2024
Quartus Prime Version
                                    20.1.0 Build 711 06/05/2020 SJ Lite Edition
Revision Name
                                    control
Top-level Entity Name
                                    control
Family
                                    Cyclone IV GX
Device
                                    EP4CGX15BF14A7
Timing Models
Total logic elements
                                    7 / 14,400 ( < 1 %)
Total registers
Total pins
                                    14/81(17%)
Total virtual pins
Total memory bits
                                   0/552,960(0%)
Embedded Multiplier 9-bit elements
Total GXB Receiver Channel PCS
                                   0/2(0%)
Total GXB Receiver Channel PMA
                                   0/2(0%)
Total GXB Transmitter Channel PCS
                                   0/2(0%)
Total GXB Transmitter Channel PMA
                                   0/2(0%)
Total PLLs
                                    0/3(0%)
```




## Controller Testbench:





When y becomes bigger than term, we will be back to the Idle state and Ready will be 1.


## Datapath part:



# Block diagram:







#### Number of used elements for building datapath:

```
Flow Status
                                    Successful - Mon Jan 08 18:51:16 2024
Ouartus Prime Version
                                    20.1.0 Build 711 06/05/2020 SJ Lite Edition
Revision Name
                                    cos_circuit
Top-level Entity Name
                                    cos_circuit
Family
                                    Cyclone IV GX
Device
                                    EP4CGX15BF14A7
                                                                            Cy
Timing Models
                                    Final
                                    593 / 14,400 (4%)
Total logic elements
Total registers
                                    52
Total pins
                                    51 / 81 (63 %)
Total virtual pins
                                    0
Total memory bits
                                    0 / 552,960 (0%)
Embedded Multiplier 9-bit elements
Total GXB Receiver Channel PCS
                                   0/2(0%)
Total GXB Receiver Channel PMA
                                   0/2(0%)
Total GXB Transmitter Channel PCS 0 / 2 (0%)
Total GXB Transmitter Channel PMA 0 / 2 (0%)
Total PLLs
                                    0/3(0%)
```

```
module X_reg(input clk,rst,ld,input[15:0] PIn, output reg [15:0] PO);

always @(posedge clk,posedge rst) begin

if(rst)

PO <= 16'b0;

else

PO <= (ld) ? PIn : PO;

end

endmodule</pre>
```

```
module register(input clk,rst,ld,init,input[15:0] PIn, output reg [15:0] PO);

always @(posedge clk,posedge rst) begin

if(rst)

PO <= 16'b0;
else if(init)

PO <= 16'b00000000011111111;
else


PO <= (ld) ? PIn : PO;
end
endmodule</pre>
```


## Look Up Table (LUT) Verilog code:


```
⊟ module romm_tile(
| addr,
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
        //----Input Ports input [2:0] addr; output reg [15:0] q;
         (* romstyle = "M9K" *)(* ram_init_file = "romm_file.mif" *) reg [15:0] rom [2:0];
             end
                        rom[addr];
        endmodule
Addr
                                                                                              ASCII
                                 +2
                                             +3
                                                                   +5
                                                                               +6
       0080 0015
                             0008
                                         0004
                                                    0002
                                                               0001
                                                                           0001
                                                                                       0001
```

### Final part:

# Block diagram:








Page | 11

## Number of used elements for building the whole circuit:

```
Flow Status
                                    Successful - Mon Jan 08 19:13:24 2024
Quartus Prime Version
                                    20.1.0 Build 711 06/05/2020 SJ Lite Edition
Revision Name
                                    COSX
Top-level Entity Name
                                    COSX
Family
                                    Cyclone IV GX
Device
                                    EP4CGX15BF14A7
Timing Models
                                    Final
Total logic elements
                                    593 / 14,400 (4%)
Total registers
                                    58
Total pins
                                    44 / 81 (54 %)
Total virtual pins
Total memory bits
                                    0 / 552,960 (0%)
Embedded Multiplier 9-bit elements
Total GXB Receiver Channel PCS
                                    0/2(0%)
Total GXB Receiver Channel PMA
                                    0/2(0%)
Total GXB Transmitter Channel PCS 0 / 2 (0 %)
Total GXB Transmitter Channel PMA 0 / 2 (0 %)
Total PLLs
                                    0/3(0%)
```

#### Testbench and waveform:

```
| "timescale Inst/lise
| noculus conx,th();
| reg Started, clsep, rated;
| reg Started, clsep, rated;
| reg (1/2) yet (1/2) to (1
```



Chip planner:

