

Experiment 3 - Function Generator

Erfan Mokhtari
810100208

AmirHosein Samoudi
810100108

Abstract— In this experiment we have designed an Arbitrary Function Generator (AFG), an electronic test instrument that generates reciprocal, square, triangular, sine, full-waved rectified and full-waved rectified waves with different amplitudes and frequencies.

Keywords— Arbitrary Function Generator (AFG) – Waveform generator - Digital to Analog Converter (DAC) – PWM – ROM – DDS - ModelSim simulation - FPGA

I. INTRODUCTION

In this experiment, we have designed an Arbitrary Function Generator (AFG), to generate varied signals with different values for amplitude and frequency. Based on these specifications there is a main component that generates one of the desired waveforms based on the function selectors' value (Waveform generator), a frequency selector that sets the output signal frequency, and an amplitude selector and DAC module that is used to convert the digital output to an analog signal.

II. WAVEFORM GENERATOR

This module produces desired functions. The output of this module is an 8-bit digital representing the amplitude of the signal. The supported functions, shown in figure 1, are sine, square, reciprocal, triangle, full-wave, and half-wave rectified signals.




Fig 1. Different waveforms

Waveforms square, reciprocal, and triangle are based on a counter that counts up or down with each clock for the period of the waveform. The output of the frequency selector is the input clock for this module that determines the discrete incremental values of this signal.

Direct Digital Synthesis (DDS) module is used for generating arbitrary phase tunable output from a single fixed-frequency reference clock. The output of the DDS module is a quantized version of the output files (usually a sinusoid). To generate the DDS signal, we have used a 1-port ROM memory (with 64 bytes of data) to store the value of a sine wave for several clock cycles.

A phase accumulator module, PA, can generate the address location of this memory. The PA will enumerate all the data point positions of the entire period of the waveform. Two bits of the PA output denoted as "signbit" and "phasepos", are used to indicate the quadrant information. The next 6 bits of the PA output, denoted as "addr", are fed to the ROM address input.

```
1 module waveform_Generator(input clk, rst, input [2:0] sel, input [8:0] sign_DOS, output reg [7:0] out_signal);
2
3   reg [7:0] counter_out;
4   reg [7:0] square, reciprocal, triangle, sine, full_wave, half_wave;
5
6
7   always @(posedge clk, posedge rst) begin
8     if (rst) counter_out <= 8'b0;
9     else counter_out <= counter_out + 1'b1;
10  end
11
12  always @(posedge clk) begin
13    if(counter_out < 128)
14      square <= 8'b0;
15    else
16      square <= 8'b11111111;
17  end
18
19  end
20
21  always @(posedge clk) begin
22    if(counter_out < 128)
23      triangle <= counter_out << 1;
24    else
25      triangle <= 255 - (counter_out << 1);
26  end
27
28  always @(posedge clk) begin
29    reciprocal <= (255)/(255-counter_out);
30  end
31
32  always @(posedge clk) begin //Sine
33    sine <= sign_DOS[7:0];
34  end
35
36  always @(posedge clk) begin //full_wave
37    if (sign_DOS < 128 )
38      full_wave <= ~sign_DOS[7:0] + 1 + 255;
39    else
40      full_wave <= sign_DOS[7:0];
41  end
42
43  always @(posedge clk) begin //half_wave
44    if (sign_DOS < 128 )
45      half_wave <= 8'b01111111;
46    else
47      half_wave <= sign_DOS[7:0];
48  end
49
50  always @(sel, reciprocal, triangle, square, sine, full_wave, half_wave) begin
51    out_signal <= 8'b0;
52    case (sel)
53      3'b000: out_signal <= reciprocal;
54      3'b001: out_signal <= triangle;
55      3'b010: out_signal <= square;
56      3'b011: out_signal <= sine;
57      3'b100: out_signal <= full_wave;
58      3'b101: out_signal <= half_wave;
59      default: out_signal <= 8'b0;
60    endcase
61  end
62
63 endmodule
```

Fig 2. Waveform generator Verilog code

```

1 module DDS(input clk, rst, output reg [8:0] sign_DDS);
2
3   reg [7:0] mem_out;
4   wire [7:0] mag;
5
6   wire sign_bit, Phase_pos;
7   wire [5:0] Addr;
8   Phase_Accumulator_TOP PA(clk, rst, sign_bit, Phase_pos, Addr);
9
10
11   wire [5:0] mem_in;
12   assign mem_in = (Phase_pos) ? (~Addr + 1):(Addr);
13
14   //reg [7:0] LUT [0:63]; //ROM Memory
15   //initial begin
16   //  $readmemb("sine.mem", LUT);
17   // end
18   (* romstyle = "M9K" *) (* ram_init_file = "sine.mif" *) reg [7:0] LUT [0:63];
19
20   always @(mem_in) begin
21     mem_out <= LUT[mem_in];
22   end
23
24   wire sel_mag;
25   assign sel_mag = Phase_pos & (~Addr);
26   assign mag = (sel_mag)? (8'b11111111):(mem_out);
27
28
29
30
31   always @(sign_bit, mag) begin
32     if(~sign_bit)
33       sign_DDS = {sign_bit, mag};
34     else
35       sign_DDS = ~mag + 1 + 255;
36   end
37 endmodule

```

Fig 3. DDS module Verilog code

```

1 module Phase_Accumulator_DP(input clk, rst, output co, output reg [5:0] Addr);
2
3   always @(posedge clk, posedge rst) begin
4     if (rst) Addr <= 6'b0;
5     else Addr <= Addr + 1'b1;
6   end
7
8   assign co = &Addr;
9
10 endmodule

```

Fig 4. Phase Accumulator Data path Verilog code

```

1 module Phase_Accumulator_CU(input clk, rst, co, output reg sign_bit, Phase_pos);
2
3   reg [1:0] ps, ns;
4   parameter [1:0] quarter1 = 0, quarter2 = 1, quarter3 = 2, quarter4 = 3;
5
6   always @(ps, co) begin
7
8     case (ps)
9       quarter1 : ns = co ? quarter2 : quarter1;
10      quarter2 : ns = co ? quarter3 : quarter2;
11      quarter3 : ns = co ? quarter4 : quarter3;
12      quarter4 : ns = co ? quarter1 : quarter4;
13      default : ns = quarter1;
14    endcase
15  end
16
17  always @(ps) begin
18    {sign_bit, Phase_pos} = 2'b0;
19    case (ps)
20      quarter1 : {sign_bit, Phase_pos} = 2'b0;
21      quarter2 : {sign_bit, Phase_pos} = 2'b01;
22      quarter3 : {sign_bit, Phase_pos} = 2'b10;
23      quarter4 : {sign_bit, Phase_pos} = 2'b11;
24    endcase
25  end
26
27  always @(posedge clk, posedge rst) begin
28    if (rst) ps <= quarter1;
29    else ps <= ns;
30  end
31 endmodule

```

Fig 5. Phase Accumulator controller Verilog code

```

1 module Phase_Accumulator_TOP(input clk, rst, output sign_bit, Phase_pos, output [5:0]Addr);
2
3   wire co;
4
5   Phase_Accumulator_DP DP(clk, rst, co, Addr);
6   Phase_Accumulator_CU CU(clk, rst, co, sign_bit, Phase_pos);
7
8 endmodule

```

Fig 6. Phase Accumulator Top module Verilog code




Fig 7. Modelsim simulation of waveform generator

III. DIGITAL TO ANALOG CONVERSION USING PWM

In the following parts we will explain every component in the RTL design. For converting digital to analog (DAC) we use Pulse Width Modulation (PWM).


A PWM signal is a sequence of periods in which the duration of the logic-high (or logic-low) voltage varies according to external conditions, and these variations can be used to transmit information.

The duty cycle of the PWM signal is equal to:

$$\text{duty cycle} = \frac{T_{on}}{T_{on} + T_{off}}$$

Fig 8. Duty cycle of PWM

Figure 9: Pulse Width Modulation (PWM)



The nominal DAC voltage observed at the output of the low-pass filter is determined by just two parameters, namely, the duty cycle and the PWM signal's logic-high voltage; in the figure 9, A denotes this logic-high voltage for "amplitude." The relationship between duty cycle, amplitude, and nominal DAC voltage is fairly intuitive: In the frequency domain, a low-pass filter suppresses higher frequency components of an

input signal. The time-domain equivalent of this effect is smoothing, or averaging. Thus, by low-pass filtering a PWM signal, we are extracting its average value. When the input signal is larger than counter the output is 1 and when the input signal is less than counter the output is 0.

```
module PWM(input clk, rst, input [7:0]
In_PWM, output Out_PWM);
    reg [7:0] count;
    always@(posedge clk, posedge rst) begin
        if(rst) count <= 8'b0;
        else count <= count + 1'b1;

    end
    assign Out_PWM = (count <= In_PWM) ?
1'b1 : 1'b0;
endmodule
```

Fig 10. PWM module

IV. FREQUENCY SELECTOR

In order to set the frequency of the output signal a frequency selector is required. The frequency selector consists of a counter that divides a high source input signal to the desired value.

```
module Freq_Selector(input clk , rst ,
key_0 , input [4:0] load , output co);

    wire ld ;
    assign ld = key_0 | co ;

    reg [8:0] count;
    always @(posedge clk , posedge rst)
begin
    if (rst) count <= 9'b0;
    else begin
        if (ld) count <= {load,
4'b0110};
        else count <= count +1;
    end
end
    assign co = &count;
endmodule
```

Fig 11. Frequency selector module

V. AMPLITUDE SELECTOR

This module it uses to dividing the output amplitude by a number that is chosen by 2-bit input (SW[6:5]).

SW[6:5]	Amplitude
2'b00	1
2'b01	2
2'b10	4
2'b11	8

Fig 12. Amplitude selection

```
module Amp_Sel(input [7:0] In_signal, input
[1:0] sel, output reg [7:0] Out_signal);

    always @(sel, In_signal) begin
        //Out_signal = 8'b0;
        case (sel)
            2'b00 : Out_signal <= In_signal;
            2'b01 : Out_signal <= In_signal
>> 1;
            2'b10 : Out_signal <= In_signal
>> 2;
            2'b11 : Out_signal <= In_signal
>> 3;
        endcase
    end
endmodule
```

Fig 13. Amplitude selector module

IV. The Total design

Now we should in Quartus connecting modules then we assign ports of the FPGA using pin planner. Finally we connect our circuit to the function and observe the output on the screen.

We start with square signal and increase amplitude gradually then change the frequency :




Fig 14. Square




Fig 15. Square (increase amplitude)



Fig 16. Square (increase amplitude)




Fig 17. Square (increase frequency)




Fig 18. Square (decrease frequency)

We continue with reciprocal :




Fig 19. reciprocal




Fig22.triangle (decrease frequency)

And triangle :




Fig 20. triangle

The next one is sine :




Fig23.sine




Fig 21. triangle (increase amplitude)




Fig24.sine(increase amplitude)

After sine we have full sine :




Fig25.full sine

And the last one is half sine :

