part1 Project Status (04/16/2024 - 18:32:30)					
<b>Project File:</b>	aa.xise	Parser Errors:	No Errors		
Module Name:	part1	Implementation State:	Placed and Routed		
Target Device:	xc7a100t-1csg324	• Errors:	No Errors		
Product Version:	ISE 14.7	• Warnings:	132 Warnings (0 new)		
Design Goal:	Balanced	• Routing Results:	All Signals Completely Routed		
Design Strategy:	Xilinx Default (unlocked)	• Timing Constraints:	All Constraints Met		
<b>Environment:</b>	System Settings	• Final Timing Score:	0 (Timing Report)		

Device Utilization Summary					
Slice Logic Utilization	Used	Available	Utilization	Note(s)	
Number of Slice Registers	192	126,800	1%		
Number used as Flip Flops	192				
Number used as Latches	0				
Number used as Latch-thrus	0				
Number used as AND/OR logics	0				
Number of Slice LUTs	81	63,400	1%		
Number used as logic	65	63,400	1%		
Number using O6 output only	46				
Number using O5 output only	19				
Number using O5 and O6	0				
Number used as ROM	0				
Number used as Memory	0	19,000	0%		
Number used exclusively as route-thrus	16				
Number with same-slice register load	15				
Number with same-slice carry load	1				
Number with other load	0				
Number of occupied Slices	57	15,850	1%		
Number of LUT Flip Flop pairs used	208				
Number with an unused Flip Flop	31	208	14%		
Number with an unused LUT	127	208	61%		
Number of fully used LUT-FF pairs	50	208	24%		

Number of unique control sets  Number of slice register sites lost	1	10 6 6 6 6	22.	
to control set restrictions	0	126,800	0%	
Number of bonded IOBs	130	210	61%	
Number of RAMB36E1/FIFO36E1s	0	135	0%	
Number of RAMB18E1/FIFO18E1s	0	270	0%	
Number of BUFG/BUFGCTRLs	1	32	3%	
Number used as BUFGs	1			
Number used as BUFGCTRLs	0			
Number of IDELAYE2/IDELAYE2_FINEDELAYs	0	300	0%	
Number of ILOGICE2/ILOGICE3/ISERDESE2s	0	300	0%	
Number of ODELAYE2/ODELAYE2_FINEDELAYs	0			
Number of OLOGICE2/OLOGICE3/OSERDESE2s	0	300	0%	
Number of PHASER_IN/PHASER_IN_PHYs	0	24	0%	
Number of PHASER_OUT/PHASER_OUT_PHYs	0	24	0%	
Number of BSCANs	0	4	0%	
Number of BUFHCEs	0	96	0%	
Number of BUFRs	0	24	0%	
Number of CAPTUREs	0	1	0%	
Number of DNA_PORTs	0	1	0%	
Number of DSP48E1s	8	240	3%	
Number of EFUSE_USRs	0	1	0%	
Number of FRAME_ECCs	0	1	0%	
Number of IBUFDS_GTE2s	0	4	0%	
Number of ICAPs	0	2	0%	
Number of IDELAYCTRLs	0	6	0%	
Number of IN_FIFOs	0	24	0%	
Number of MMCME2_ADVs	0	6	0%	
Number of OUT_FIFOs	0	24	0%	
Number of PCIE_2_1s	0	1	0%	
Number of PHASER_REFs	0	6	0%	
Number of PHY_CONTROLs	0	6	0%	
Number of PLLE2_ADVs	0	6	0%	
Number of STARTUPs	0	1	0%	
Number of XADCs	0	1	0%	

Average Fanout of	Non-Clock Nets	1.37			
Performance Summary [-]					
Final Timing Score:	0 (Setup: 0, Hold: 0, Compone Limit: 0)	ent Switching	Pinout Data:	Pinout Re	port
<b>Routing Results:</b>	All Signals Completely Routed	d	Clock Data:	Clock Rep	ort

Timing All Constraints Met **Constraints:** 

Detailed Reports					[-]
Report Name	Status	Generated	Errors	Warnings	Infos
Synthesis Report	Current	Tue Apr 16 18:26:44 2024	0	0	0
Translation Report	Current	Tue Apr 16 18:31:00 2024	0	0	0
Map Report	Current	Tue Apr 16 18:31:48 2024	0	132 Warnings (0 new)	5 Infos (0 new)
Place and Route Report	Current	Tue Apr 16 18:32:13 2024	0	0	0
Power Report					
Post-PAR Static Timing Report	Current	Tue Apr 16 18:32:28 2024	0	0	3 Infos (0 new)
Bitgen Report					

Secondary Reports				
Report Name	Status	Generated		

**Date Generated:** 04/16/2024 - 18:32:30