part1 Project Status (04/16/2024 - 18:46:50)						
<b>Project File:</b>	aa.xise	Parser Errors:	No Errors			
Module Name:	part2	Implementation State:	Placed and Routed			
Target Device:	xc7a100t-1csg324	• Errors:	No Errors			
Product Version:	ISE 14.7	• Warnings:	132 Warnings (0 new)			
Design Goal:	Balanced	• Routing Results:	All Signals Completely Routed			
Design Strategy:	Xilinx Default (unlocked)	• Timing Constraints:	All Constraints Met			
<b>Environment:</b>	System Settings	• Final Timing Score:	0 (Timing Report)			

Device Utilization Summary					
Used	Available	Utilization	Note(s)		
192	126,800	1%			
192					
0					
0					
0					
80	63,400	1%			
64	63,400	1%			
61					
0					
3					
0					
0	19,000	0%			
16					
16					
0					
0					
44	15,850	1%			
176					
0	176	0%			
96	176	54%			
80	176	45%			
	Used 192 192 0 0 0 80 64 61 0 3 0 16 16 16 0 44 176 0 96	Used Available  192	Used         Available         Utilization           192         126,800         1%           192         0         0           0         0         0           80         63,400         1%           61         0         1%           3         0         0           16         0         0%           16         0         0           44         15,850         1%           176         0         0%           96         176         54%	Used         Available         Utilization         Note(s)           192         126,800         1%           192         0         0           0         0         0           80         63,400         1%           64         63,400         1%           61         0         0           3         0         0           16         0         0           16         0         0           44         15,850         1%           176         0         176           0         176         0%           96         176         54%	

Number of unique control sets  Number of slice register sites lost		1.5.6.00.0	201	
to control set restrictions	0	126,800	0%	
Number of bonded IOBs	130	210	61%	
Number of RAMB36E1/FIFO36E1s	0	135	0%	
Number of RAMB18E1/FIFO18E1s	0	270	0%	
Number of BUFG/BUFGCTRLs	1	32	3%	
Number used as BUFGs	1			
Number used as BUFGCTRLs	0			
Number of IDELAYE2/IDELAYE2_FINEDELAYs	0	300	0%	
Number of ILOGICE2/ILOGICE3/ISERDESE2s	0	300	0%	
Number of ODELAYE2/ODELAYE2_FINEDELAYs	0			
Number of OLOGICE2/OLOGICE3/OSERDESE2s	0	300	0%	
Number of PHASER_IN/PHASER_IN_PHYs	0	24	0%	
Number of PHASER_OUT/PHASER_OUT_PHYs	0	24	0%	
Number of BSCANs	0	4	0%	
Number of BUFHCEs	0	96	0%	
Number of BUFRs	0	24	0%	
Number of CAPTUREs	0	1	0%	
Number of DNA_PORTs	0	1	0%	
Number of DSP48E1s	4	240	1%	
Number of EFUSE_USRs	0	1	0%	
Number of FRAME_ECCs	0	1	0%	
Number of IBUFDS_GTE2s	0	4	0%	
Number of ICAPs	0	2	0%	
Number of IDELAYCTRLs	0	6	0%	
Number of IN_FIFOs	0	24	0%	
Number of MMCME2_ADVs	0	6	0%	
Number of OUT_FIFOs	0	24	0%	
Number of PCIE_2_1s	0	1	0%	
Number of PHASER_REFs	0	6	0%	
Number of PHY_CONTROLs	0	6	0%	
Number of PLLE2_ADVs	0	6	0%	
Number of STARTUPs	0	1	0%	
Number of XADCs	0	1	0%	

Average Fanout of Non-Clock Nets

Performance Summary					[-]
Final Timing Score:	0 (Setup: 0, Hold: 0, Component Switching Limit: 0)	Pinout Data:	Pinout Re	port	
Routing Results:	All Signals Completely Routed	Clock Data:	Clock Rep	oort	
Timing Constraints:	All Constraints Met				

1.64

Detailed Reports					[-]	
Report Name	Status	Generated	Errors	Warnings	Infos	
Synthesis Report	Current	Tue Apr 16 18:43:54 2024	0	0	0	
Translation Report	Current	Tue Apr 16 18:45:33 2024	0	0	0	
Map Report	Current	Tue Apr 16 18:46:13 2024	0	132 Warnings (0 new)	5 Infos (0	new)
Place and Route Report	Current	Tue Apr 16 18:46:34 2024	0	0	0	
Power Report						
Post-PAR Static Timing Report	Current	Tue Apr 16 18:46:48 2024	0	0	3 Infos (0	new)
Bitgen Report						

Secondary Reports				
Report Name	Status	Generated		

**Date Generated:** 04/16/2024 - 18:46:50