ALU Project Status (04/09/2024 - 05:14:31)							
Project File:	Without_IP_Core.xise	Parser Errors:	No Errors				
Module Name:	ALU	Implementation State:	Placed and Routed				
Target Device:	xc7a100t-1csg324	• Errors:					
Product Version:	ISE 14.7	• Warnings:					
Design Goal:	Balanced	• Routing Results:	All Signals Completely Routed				
Design Strategy:	Xilinx Default (unlocked)	• Timing Constraints:	All Constraints Met				
Environment:	System Settings	• Final Timing Score:	0 (Timing Report)				

Device Utilization Summary					
Slice Logic Utilization	Used	Available	Utilization	Note(s)	
Number of Slice Registers	520	126,800	1%		
Number used as Flip Flops	520				
Number used as Latches	0				
Number used as Latch-thrus	0				
Number used as AND/OR logics	0				
Number of Slice LUTs	435	63,400	1%		
Number used as logic	395	63,400	1%		
Number using O6 output only	208				
Number using O5 output only	22				
Number using O5 and O6	165				
Number used as ROM	0				
Number used as Memory	23	19,000	1%		
Number used as Dual Port RAM	0				
Number used as Single Port RAM	0				
Number used as Shift Register	23				
Number using O6 output only	23				
Number using O5 output only	0				
Number using O5 and O6	0				
Number used exclusively as route-thrus	17				
Number with same-slice register load	16				
Number with same-slice carry load	1				

Number with other load	0			
Number of occupied Slices	166	15,850	1%	
Number of LUT Flip Flop pairs used	511			
Number with an unused Flip Flop	122	511	23%	
Number with an unused LUT	76	511	14%	
Number of fully used LUT-FF pairs	313	511	61%	
Number of unique control sets	7			
Number of slice register sites lost to control set restrictions	17	126,800	1%	
Number of bonded IOBs	104	210	49%	
Number of RAMB36E1/FIFO36E1s	0	135	0%	
Number of RAMB18E1/FIFO18E1s	0	270	0%	
Number of BUFG/BUFGCTRLs	1	32	3%	
Number used as BUFGs	1			
Number used as BUFGCTRLs	0			
Number of IDELAYE2/IDELAYE2_FINEDELAYs	0	300	0%	
Number of ILOGICE2/ILOGICE3/ISERDESE2s	0	300	0%	
Number of ODELAYE2/ODELAYE2_FINEDELAYs	0			
Number of OLOGICE2/OLOGICE3/OSERDESE2s	0	300	0%	
Number of PHASER_IN/PHASER_IN_PHYs	0	24	0%	
Number of PHASER_OUT/PHASER_OUT_PHYs	0	24	0%	
Number of BSCANs	0	4	0%	
Number of BUFHCEs	0	96	0%	
Number of BUFRs	0	24	0%	
Number of CAPTUREs	0	1	0%	
Number of DNA_PORTs	0	1	0%	
Number of DSP48E1s	2	240	1%	
Number of EFUSE_USRs	0	1	0%	
Number of FRAME_ECCs	0	1	0%	
Number of IBUFDS_GTE2s	0	4	0%	
Number of ICAPs	0	2	0%	
Number of IDELAYCTRLs	0	6	0%	
Number of IN_FIFOs	0	24	0%	
Number of MMCME2_ADVs	0	6	0%	
Number of OUT_FIFOs	0	24	0%	

Number of PCIE_2_1s	0	1	0%	
Number of PHASER_REFs	0	6	0%	
Number of PHY_CONTROLs	0	6	0%	
Number of PLLE2_ADVs	0	6	0%	
Number of STARTUPs	0	1	0%	
Number of XADCs	0	1	0%	
Average Fanout of Non-Clock Nets	2.48			

Performance Summary					
Final Timing Score:	0 (Setup: 0, Hold: 0, Component Switching Limit: 0)	Pinout Data:	Pinout Re	port	
Routing Results:	All Signals Completely Routed	Clock Data:	Clock Rep	ort	
Timing Constraints:	All Constraints Met				

Detailed Reports						[-]
Report Name	Status	Generated	Errors	Warnings	Infos	
Synthesis Report	Current	Tue Apr 9 05:02:57 2024				
Translation Report	Current	Tue Apr 9 05:10:58 2024	0	0	0	
Map Report	Current	Tue Apr 9 05:13:45 2024	0	106 Warnings (0 new)	5 Infos (0	new)
Place and Route Report	Current	Tue Apr 9 05:14:13 2024	0	0	0	
Power Report						
Post-PAR Static Timing Report	Current	Tue Apr 9 05:14:30 2024	0	0	3 Infos (0	new)
Bitgen Report						

Secondary Reports				
Report Name Status Generated				
ISIM Simulator Log	Out of Date	Tue Apr 9 04:43:15 2024		

Date Generated: 04/09/2024 - 05:14:31