Q4_Moore Project Status (03/19/2024 - 05:41:48)					
Project File:	qwee.xise	Parser Errors:	No Errors		
Module Name:	Q4_Mealy	Implementation State:	Placed and Routed		
Target Device:	xc7a100t-3csg324	• Errors:	No Errors		
Product Version:	ISE 14.7	• Warnings:	9 Warnings (3 new)		
Design Goal:	Balanced	• Routing Results:	All Signals Completely Routed		
Design Strategy:	Xilinx Default (unlocked)	• Timing Constraints:	All Constraints Met		
Environment:	System Settings	• Final Timing Score:	0 (Timing Report)		

Device Utilization Summary						
Slice Logic Utilization	Used	Available	Utilization	Note	(s)	
Number of Slice Registers	10	126,800	1%			
Number used as Flip Flops	10					
Number used as Latches	0					
Number used as Latch-thrus	0					
Number used as AND/OR logics	0					
Number of Slice LUTs	9	63,400	1%			
Number used as logic	6	63,400	1%			
Number using O6 output only	6					
Number using O5 output only	0					
Number using O5 and O6	0					
Number used as ROM	0					
Number used as Memory	0	19,000	0%			
Number used exclusively as route-thrus	3					
Number with same-slice register load	3					
Number with same-slice carry load	0					
Number with other load	0					
Number of occupied Slices		15,850	1%			
Number of LUT Flip Flop pairs used	10					
Number with an unused Flip Flop	3	10	30%			
Number with an unused LUT	1	10	10%			
Number of fully used LUT-FF pairs	6	10	60%			

Number of unique control sets	2			
Number of slice register sites lost to control set restrictions	6	126,800	1%	
Number of bonded IOBs	4	210	1%	
Number of RAMB36E1/FIFO36E1s	0	135	0%	
Number of RAMB18E1/FIFO18E1s	0	270	0%	
Number of BUFG/BUFGCTRLs	1	32	3%	
Number used as BUFGs	1			
Number used as BUFGCTRLs	0			
Number of IDELAYE2/IDELAYE2_FINEDELAYs	0	300	0%	
Number of ILOGICE2/ILOGICE3/ISERDESE2s	0	300	0%	
Number of ODELAYE2/ODELAYE2_FINEDELAYs	0			
Number of OLOGICE2/OLOGICE3/OSERDESE2s	0	300	0%	
Number of PHASER_IN/PHASER_IN_PHYs	0	24	0%	
Number of PHASER_OUT/PHASER_OUT_PHYs	0	24	0%	
Number of BSCANs	0	4	0%	
Number of BUFHCEs	0	96	0%	
Number of BUFRs	0	24	0%	
Number of CAPTUREs	0	1	0%	
Number of DNA_PORTs	0	1	0%	
Number of DSP48E1s	0	240	0%	
Number of EFUSE_USRs	0	1	0%	
Number of FRAME_ECCs	0	1	0%	
Number of IBUFDS_GTE2s	0	4	0%	
Number of ICAPs	0	2	0%	
Number of IDELAYCTRLs	0	6	0%	
Number of IN_FIFOs	0	24	0%	
Number of MMCME2_ADVs	0	6	0%	
Number of OUT_FIFOs	0	24	0%	
Number of PCIE_2_1s	0	1	0%	
Number of PHASER_REFs	0	6	0%	
Number of PHY_CONTROLs	0	6	0%	
Number of PLLE2_ADVs	0	6	0%	
Number of STARTUPs	0	1	0%	
Number of XADCs	0	1	0%	

Average Fanout of Non-Clock Nets

Performance Summary					
Final Timing Score:	0 (Setup: 0, Hold: 0)	Pinout Data:	Pinout Repor	rt	
Routing Results:	All Signals Completely Routed	Clock Data:	Clock Repor	t	
Timing Constraints:	All Constraints Met				

3.25

Detailed Reports					
Report Name	Status	Generated	Errors	Warnings	Infos
Synthesis Report	Current	Tue Mar 19 05:39:36 2024	0	3 Warnings (3 new)	0
Translation Report	Current	Tue Mar 19 05:39:47 2024	0	0	0
Map Report	Current	Tue Mar 19 05:40:38 2024	0	6 Warnings (0 new)	6 Infos (1 new)
Place and Route Report	Current	Tue Mar 19 05:41:22 2024	0	0	3 Infos (0 new)
Power Report					
Post-PAR Static Timing Report	Current	Tue Mar 19 05:41:46 2024	0	0	4 Infos (0 new)
Bitgen Report					

Secondary Reports				
Report Name	Status	Generated		

Date Generated: 03/19/2024 - 05:41:48