


Amir Moumeni Zadeh – SID: 810101529 – CA#4 Report




At positive edge of clock, when `rst` is 0 and `cen` is 1, the value of `pin` goes into `pout`.


- When `rst` is active, `pout` gets 4'b0 no matter what is the input.
- When `cen` is inactive `pout` gets previous value of `pout`.

```
1  `timescale 1ns/1ns
2  module register_4(input clk, rst, cen, input [3:0] pin, output reg [3:0] pout);
3      always @(posedge clk, posedge rst) begin
4          if (rst) pout <= 4'b0;
5          else if (cen) pout <= pin;
6          else pout <= pout;
7      end
8  endmodule
9
```

A shift-register is going to be designed.



si gets in the data structure and shifts to right one place on every clock. So after 8 posedge of clock *si* appears on output which is the last character of data struture.




- When *rst* becomes 1, the output gets 0.
- When *shn* becomes inactive, the structure stops shifting as long as it becomes active again.

```

28 module ShiftRegister (input [3:0] si , input clk , rst, shn, output [3:0] so);
29     reg [3:0] shift_reg [0:7];
30     genvar i;
31     generate for (i=0 ; i<8 ; i=i+1) begin : shift_stages
32         if (i==0) begin
33             register_4 shift_stage (clk , rst , shn , si , shift_reg[i]);
34         end
35         else begin
36             register_4 shift_stage (clk , rst , shn , shift_reg [i-1] , shift_reg[i]);
37         end
38     end
39 endgenerate
40 assign so = shift_reg[7];
41 endmodule

```

In part 3, we implement the same function using behavioural coding. In part a, we use a Non-blocking structure. It means that the input data shifts to the next stage on every clock. But in blocking structure immediately after data is on first stage, all stages get the same data which is much faster than the first one. About 8 clock cycles faster.



```

65 module ShiftRegNonBlock (input [3:0] si , input clk , rst, shn, output [3:0] so);
66     reg [3:0] shift_reg [0:7] ;
67     always@(posedge clk , posedge rst) begin
68         int i;
69         for (i=0 ; i<8 ; i=i+1) begin : shift_stages
70             if (rst)
71                 shift_reg[i] <= 4'b0;
72             else if (i==0)
73                 if (shn)
74                     shift_reg[i] <= si;
75                 else shift_reg[i] <= shift_reg[i];
76             else if (shn)
77                 shift_reg[i] <= shift_reg[i-1];
78             else shift_reg[i] <= shift_reg[i];
79         end
80     end
81     assign so = shift_reg[7];
82 endmodule
83
84 module ShiftRegBlock (input [3:0] si , input clk , rst, shn, output [3:0] so);
85     reg [3:0] shift_reg [0:7] ;
86     always@(posedge clk , posedge rst) begin
87         int i;
88         for (i=0 ; i<8 ; i=i+1) begin : shift_stages
89             if (rst)
90                 for (i=0 ; i<8 ; i=i+1) begin
91                     shift_reg[i] <= 4'b0;
92                 end
93             else if (i==0)
94                 if (shn)
95                     for (i=0 ; i<8 ; i=i+1) begin
96                         shift_reg[i] <= si;
97                     end
98                 else for (i=0 ; i<8 ; i=i+1) begin
99                     shift_reg[i] <= shift_reg[i];
100                 end
101             else if (shn)
102                 for (i=0 ; i<8 ; i=i+1) begin
103                     shift_reg[i] <= shift_reg[i-1];
104                 end
105             else for (i=0 ; i<8 ; i=i+1) begin
106                 shift_reg[i] <= shift_reg[i];
107             end
108         end
109     end
110     assign so = shift_reg[7];
111 endmodule
112

```