

## Amir Abbas Moumeni Zadeh – CA2 Report – SID: 810101529

1)

We should build a 2-bit adder with carry in and carry out.


this is the original 2-bit adder but we have to convert it to all NOR gates.





```
module adderX (input Cin , a0,a1,b0,b1, output s1,s0,Cout);
       //Question 1 - Using XOR and AND Gate (Not in the Project)
26
27
       wire a,b,c,d,e,eb,f;
28
       xor (a, a0, b0);
       xor (s0,Cin,a);
30
       and (g,a,Cin);
31
       and (b, a0, b0);
32
       or (c,g,b);
33
       xor (sl,c,d);
       xor (d,al,bl);
       and (e,al,bl);
35
36
       and (f,c,d);
37
       or (Cout, f, e);
38
       endmodule
```

```
`timescale lns/lns
     module adder (input Cin , a0,a1,b0,b1, output s1,s0,Cout);
      //Ouestion 1
       wire a,ab,b,c,cl,d,e,eb,f,g,h,i,j,k,l ,m ,n;
4
5
       nor #(10,14)(a, a0, b0);
      nor #(10,14)(c, a0, a);
       nor #(10,14)(d, a ,b0);
8
       nor #(10,14)(e, c , d);
9
       nor #(10,14)(f,e,Cin);
10
       nor \#(10,14) (g, e ,f);
11
      nor #(10,14)(h, Cin, f);
12
       nor #(10,14)(s0,g,h);
13
       nor #(10,14)(cl, a, f);
14
       nor #(10,14)(b, bl, al);
15
       nor #(10,14)(m, bl, b);
16
      nor #(10,14)(1, b, al);
17
       nor #(10,14)(n, 1, m);
18
       nor #(10,14)(i , cl, n);
19
       nor #(10,14)(j, i, cl);
       nor #(10,14)(k, i, n);
21
      nor #(10,14)(sl, k, j);
22
       nor #(10,14)(Cout, b, i);
       endmodule
```





3) for implimenting this circuit with MUX we can first impliment AND, OR, XOR with MUX and then it will be easy.

5)




```
module twoOneMUX(input a,b,s , output w);
60
61
       //Pass Transistor Based 2-to-1 Multiplexer
62
       wire j;
63
       supply0 gnd;
64
       supplyl vdd;
65
       nmos # (3,4,5) (w,a,s);
66
       pmos # (5,6,7) (j,vdd,s);
67
       nmos # (3,4,5) (j,gnd,s);
68
       nmos # (3,4,5) (w,b,j);
69
       endmodule
```


```
86 | module MUXasadder (input Cin , a0,a1,b0,b1, output s1,s0,Cout);
88 | //Question 4 | assign #45 (Cout,s1,s0) = {a1,a0} + {b1,b0}+ {Cin};
90 | endmodule
```

```
Cin 1 - 10 - 12 - C2
```


```
module MUXadder (input Cin , a0,a1,b0,b1, output s1,s0,Cout);
72
      //Question 3
73
      wire a,b,c,d,e,eb,f;
74
      twoOneMUX1_inst (.a(b0) , .b(~b0),.s(a0) ,.w(a));
75
76
77
78
79
80
      twoOneMUX twoOneMUX2_inst (.a(a0) , .b(b0),.s(a0) ,.w(b));
      twoOneMUX twoOneMUX3_inst (.a(a) , .b(Cin),.s(a) ,.w(c));
      twoOneMUX twoOneMUX4_inst (.a(c) , .b(b),.s(b) ,.w(d));
      twoOneMUX twoOneMUX5_inst (.a(Cin) , .b(~Cin),.s(a) ,.w(s0));
      81
82
83
84
85
      twoOneMUX twoOneMUX10_inst (.a(g) , .b(f),.s(f) ,.w(Cout));
     endmodule
```



5)



7)



- 11 Two input NOR Gates
- 3 Three Input NOR Gates
- 6 Invertors

	output sl;	
中	NOT 17 (	
中	NOT 18 (	
中	twoinputNOR 19 (	
中	NOT 20 (	
中	NOT 21 (	
中	twoinputNOR 22 (	
中	NOT 23 (	
中	twoinputNOR 24 (	
中	threeinputNOR 25 (	
中	twoinputNOR 26 (	
中	twoinputNOR 27 (	
中	threeinputNOR 28 (	
中	twoinputNOR 29 (	
中	NOT 30 (	
中	twoinputNOR 31 (	
中	twoinputNOR 32 (	
中	twoinputNOR 33 (	
中	twoinputNOR 34 (	
中	threeinputNOR 35 (	
申	twoinputNOR 36 (	
L	endmodule	