



Amir Abbas Moumeni Zadeh – CA2 Report – SID : 810101529

1)

We should build a 2-bit adder with carry in and carry out.

this is the original 2-bit adder but we have to convert it to all NOR gates.





```

25 module adderX (input Cin , a0,a1,b0,b1, output s1,s0,Cout);
26 //Question 1 - Using XOR and AND Gate (Not in the Project)
27 wire a,b,c,d,e,eb,f;
28 xor (a,a0,b0);
29 xor (s0,Cin,a);
30 and (g,a,Cin);
31 and (b,a0,b0);
32 or (c,g,b);
33 xor (s1,c,d);
34 xor (d,a1,b1);
35 and (e,a1,b1);
36 and (f,c,d);
37 or (Cout,f,e);
38 endmodule
    
```

```

1 `timescale 1ns/1ns
2 module adder (input Cin , a0,a1,b0,b1, output s1,s0,Cout);
3 //Question 1
4 wire a,ab,b,c,cl,d,e,eb,f,g,h,i,j,k,l , m , n;
5 nor #(10,14) (a, a0, b0);
6 nor #(10,14) (c, a0, a);
7 nor #(10,14) (d, a ,b0);
8 nor #(10,14) (e, c , d);
9 nor #(10,14) (f,e,Cin);
10 nor #(10,14) (g, e , f);
11 nor #(10,14) (h, Cin, f);
12 nor #(10,14) (s0,g , h );
13 nor #(10,14) (cl, a, f);
14 nor #(10,14) (b, b1, al);
15 nor #(10,14) (m, b1, b);
16 nor #(10,14) (l, b, al);
17 nor #(10,14) (n, l, m);
18 nor #(10,14) (i , cl, n);
19 nor #(10,14) (j, i, cl);
20 nor #(10,14) (k, i, n);
21 nor #(10,14) (s1, k, j);
22 nor #(10,14) (Cout, b, i);
23 endmodule
    
```







S0 Longest Path : $14 + 10 + 14 + 10 + 14 + 10 = 72\text{ns}$

S1 Longest Path : $14 + 10 + 14 + 10 + 14 + 10 + 14 + 10 = 96\text{ns}$

C2 Longest Path : $14 + 10 + 14 + 10 + 14 + 10 + 14 = 86\text{ns}$

3) for implementing this circuit with MUX we can first implement AND, OR, XOR with MUX and then it will be easy.

5)



```

60 module twoOneMUX(input a,b,s , output w);
61 //Pass Transistor Based 2-to-1 Multiplexer
62 wire j;
63 supply0 gnd;
64 supply1 vdd;
65 nmos #(3,4,5) (w,a,s);
66 pmos #(5,6,7) (j,vdd,s);
67 nmos #(3,4,5) (j,gnd,s);
68 nmos #(3,4,5) (w,b,j);
69 endmodule

```

```


86
87 module MUXadder (input Cin , a0,a1,b0,b1, output s1,s0,Cout);
88 //Question 4
89 assign #45 {Cout,s1,s0} = {a1,a0} + {b1,b0} + {Cin};
90 endmodule

```


```

71 module MUXadder (input Cin , a0,a1,b0,b1, output s1,s0,Cout);
72 //Question 3
73 wire a,b,c,d,e,f;
74 twoOneMUX twoOneMUX1_inst (.a(b0) , .b(~b0),.s(a0) ,.w(a));
75 twoOneMUX twoOneMUX2_inst (.a(a0) , .b(b0),.s(a0) ,.w(b));
76 twoOneMUX twoOneMUX3_inst (.a(a) , .b(Cin),.s(a) ,.w(c));
77 twoOneMUX twoOneMUX4_inst (.a(c) , .b(b),.s(b) ,.w(d));
78 twoOneMUX twoOneMUX5_inst (.a(Cin) , .b(~Cin),.s(a) ,.w(s0));
79 twoOneMUX twoOneMUX6_inst (.a(b1) , .b(~b1),.s(a1) ,.w(e));
80 twoOneMUX twoOneMUX7_inst (.a(a0) , .b(b1),.s(a1) ,.w(f));
81 twoOneMUX twoOneMUX8_inst (.a(e) , .b(~e),.s(d) ,.w(s1));
82 twoOneMUX twoOneMUX9_inst (.a(d) , .b(e),.s(d) ,.w(g));
83 twoOneMUX twoOneMUX10_inst (.a(g) , .b(f),.s(f) ,.w(Cout));
84
85 endmodule


```



5)



7)



11 Two input NOR Gates

3 Three Input NOR Gates

6 Invertors

```

output s1;
NOT 17 (
NOT 18 (
twoinputNOR 19 (
NOT 20 (
NOT 21 (
twoinputNOR 22 (
NOT 23 (
twoinputNOR 24 (
threeinputNOR 25 (
twoinputNOR 26 (
twoinputNOR 27 (
threeinputNOR 28 (
twoinputNOR 29 (
NOT 30 (
twoinputNOR 31 (
twoinputNOR 32 (
twoinputNOR 33 (
twoinputNOR 34 (
threeinputNOR 35 (
twoinputNOR 36 (
endmodule

```