
Amir Moumeni Zadeh - SID: 810101529 - CA#4 Report



At positive edge of clock, when rst is 0 and cen is 1, the value of pin goes into pout.


- When rst is active, pout gets 4'b0 no matter what is the input.
- When cen is inactive pout gets previous value of pout.

```
timescale lns/lns
module register_4(input clk, rst, cen, input [3:0] pin, output reg [3:0] pout);


always 0(posedge clk, posedge rst) begin
if (rst) pout <= 4'b0;
else if (cen) pout <= pin;
else pout <= pout;

end
endmodule</pre>
```

A shift-register is going to be designed.




si gets in the data structure and shifts to right one place on every clock. So after 8 posedge of clock *si* appears on output which is the last character of data struture.



- When rst becomes 1, the output gets 0.
- When *shn* becomes inactive, the structure stops shifting as long as it becomes active again.

In part 3, we implement the same function using behavioural coding. In part a, we use a Non-blocking structure. It means that the input data shifts to the next stage on every clock. But in blocking structure immediately after data is on first stage, all stages get the same data which is much faster than the first one. About 8 clock cycles faster.



```
66
                reg [3:0] shift_reg [0:7] ;
 67
                  always@(posedge clk , posedge rst) begin
 68
                 int i;
                 for (i=0 ; i<8 ; i=i+1) begin : shift_stages
 69
70
71
72
73
74
75
76
77
78
79
                 if (rst)
                          shift_reg[i] <= 4'b0;
                 else if (i==0)
                          if (shn)
                           shift_reg[i] <= si;
                          else shift_reg[i] <= shift_reg[i];</pre>
                 else if (shn)
                          shift_reg[i] <= shift_reg[i-1];</pre>
                 else shift_reg[i] <= shift_reg[i];</pre>
        end
end
 80
       assign so = shift_reg[7];
endmodule
 81
 82
 83
      module ShiftRegBlock (input [3:0] si , input clk , rst, shn, output [3:0] so);
 84
 85
                 reg [3:0] shift_reg [0:7];
 86
87
                  always@(posedge clk , posedge rst) begin
                 int i;
 88
89
90
91
                 for (i=0 ; i<8 ; i=i+1) begin : shift_stages
                 if (rst)
                          for (i=0 ; i<8 ; i=i+1) begin
                                   shift_reg[i] <= 4'b0;</pre>
 92
93
94
95
96
97
98
99
                 else if (i==0)
                          if (shn)
                          for (i=0 ; i<8 ; i=i+1) begin
                                   shift_reg[i] <= si;
                                                    end
                          else for (i=0 ; i<8 ; i=i+1) begin
                                   shift_reg[i] <= shift_reg[i];</pre>
100
                                                    end
101
                 else if (shn)
                          for (i=0 ; i<8 ; i=i+1) begin
102
                                   shift_reg[i] <= shift_reg[i-1];</pre>
103
104
                                                    end
105
                 else for (i=0 ; i<8 ; i=i+1) begin
106
107
                                  shift_reg[i] <= shift_reg[i];</pre>
                                                    end
108
       - end
109
        end
       assign so = shift_reg[7];
endmodule
110
111
112
```

module ShiftRegNonBlock (input [3:0] si , input clk , rst, shn, output [3:0] so);