## Amir Abbas Moumeni Zadeh - 810101529 - CA#5 - Digital Systems I ECE894

In this project we are going to design a **Divider** circuit.

```
Ln#
         timescale lns/lns
     module M reg(input clk, rst, cen, input [7:0] pin, output reg [7:0] pout);

    module A reg(input clk, rst, cen, input [7:0] pin, output reg [7:0] pout);


     module Mux(input [7:0] a, b, input sla, slb, output [7:0] s);
 32

    ⊞ module Subtractor(input [8:0] a, b , output logic [15:0] po);

 37
    module Shifter (input [15:0] a , output [15:0] out);
 38
 41
 42 module counter(input cen, iz, clk, rst, output logic [2:0] po, output co);
 53
 54 module counterTB ();
 67
 68
     module DataPath(input clk, rst, ldA, ldshift, ldM, ldQ, ldSub, ldDividend, initA, initCount, countEn,
      input [7:0] Dividend_bus , Divisor_bus , output [7:0] quationt , remainder , output countCo );
 70
 71
       wire [2:0] count ;
 72
       wire [7:0] Qreg , Mreg , Areg , QBus , Abus , sub , Qshift , Ashift , mx ;
       wire [15:0] shiftin , shiftout ;
 73
 74
       Q_reg Dividend (clk , rst ,ldQ, ~sub[7], QBus, Qreg);
       M_reg Divisor (clk , rst ,ldM, Divisor_bus, Mreg);
 75
 76
       A_reg Afill (clk , initA ,ldA, Abus , Areg);
 77
       Subtractor Subt ({1'b0,Areg} , {1'b0,Mreg} , sub);
 78
       Mux abus (mx , Ashift , ldSub , ldshift , Abus);
 79
      Mux SUB (sub , Areg , ~sub[7] , sub[7] , mx);
       Mux qbus (Dividend_bus , Qshift , ldDividend , ldshift , QBus);
       counter cnt (countEn , initCount , clk , rst , count , countCo);
 81
      assign shiftin = {Areg , Qreg};
Shifter shft (shiftin , shiftout);
 82
 83
       assign (Ashift[7:0] , Qshift[7:1] , Qshift[0] } = (shiftout[15:1] , ~sub[7]);
 84
 85
 86
       assign quationt = Qreg;
 87
       assign remainder = Areg;
      endmodule
 88
89
```

DataPath Codes. Assuming all modules and wiring them together in DataPath module.


TestBench for DataPath. Assuming All control Signals that should come from controller manualy just to test the Functionality of circuit.



we have not connected the Controller Unit so we don't expect Dividing from this circuit.


Hopefully DataPath is working Correcty.

Assuming All Signals that should come from DataPath as inputs manualy just to test the Functionality of circuit.



Aparantly Controller is Working Correctly. In each state control signals that we want are assuming.


Now connecting controler to DataPath should work correctly. Hopefully!




When the READY signal is turned on, we read the outputs and they are right according to inputs.

Beautifully Done!

## Quartus




Symbol for Top level block diagram in quartus.



.sdo and .vo files are created.



in this simulation we can see timing is included.



Timing is obvious in this Waveform.

