

Object Oriented Electronic Modeling - CA#2 Report

Amir Abbas Moumeni Zadeh - Mahdis Mirzaei

In this Projects we were supposed to Impliment a Hardware Circuit in Gate Level and Simulate in C++ envirement.

First we need to develop a *Wire* class which is going to be used as inputs and outputs to our gates. After that we need to develop a top *Gate* class and inherit all other gates such as *AND*, *OR*, *XOR* and etc from that.


```
7  class gates
8  {
9  protected:
10     Wire *i1, *i2, *i3, *i4, *o1;
11     int gateDelay;
12     char lastOutputValue;
13     bool flag;
14
15 public:
16     gates(Wire &a, Wire &b, Wire &c , Wire &d, Wire &w, int delay) : i1(&a), i2(&b), i3(&c), i4(&d), o1(&w), gateDelay(delay) {};
17     gates(Wire &a, Wire &b, Wire &c , Wire &w, int delay) : i1(&a), i2(&b), i3(&c), o1(&w), gateDelay(delay) {};
18     gates(Wire &a, Wire &b, Wire &w, int delay) : i1(&a), i2(&b), o1(&w), gateDelay(delay) {};
19     gates(Wire &a, Wire &w , int delay) : i1(&a), o1(&w), gateDelay(delay) {};
20     gates() {};
21     virtual ~gates() {};
22
23     void evl() {};
24     char out() {return o1->value(); }
25 };
26
```

Class Gate

Class *Gate* contains : three type of constructors for 3, 2, 1 input gates , a distructor, and two attributes one for evaluation and one for reading gate output.

```
59  class And_3 : public gates
60  {
61  public:
62     And_3(Wire &a, Wire &b, Wire &c, Wire &w, int delay) : gates(a, b, c, w, delay) {};
63     ~And_3() {};
64     void evl();
65 };
66
67  class Or_3 : public gates
68  {
69  public:
70     Or_3(Wire &a, Wire &b, Wire &c, Wire &w, int delay) : gates(a, b, c, w, delay) {};
71     ~Or_3() {};
72     void evl();
73 };
74
75
76
77
78  class Mux {
79  protected:
80     Wire *i0, *i1;
81     Wire *not_i0, *not_i1;
82     Wire *d0, *d1, *d2, *d3;
83     Wire *o1;
84     int moduleDelay;
85     char lastOutputValue;
86     bool flag;
87
88 public:
89     Mux(Wire &a, Wire &b, Wire &c, Wire &d, Wire &e, Wire &f, Wire &w, int delay);
90     Mux() {};
91     ~Mux();
92
93     void evl();
94     char out() {return o1->value(); }
95 };
96
97 #endif
```

Then the *Mux* class developed which is our final module to be implemented with designed gates.



We need four 3-input *AND gates*, a 3-input *OR gate* and two *Not gates*. Also we need 9 wires for interconnections between gates.

After developing *Mux* circuit, we need to test it in the main function.

```

5  int main() {
6
7      Wire *a = new Wire();
8      Wire *b = new Wire();
9      Wire *c = new Wire();
10     Wire *d = new Wire();
11     Wire *s1 = new Wire();
12     Wire *s2 = new Wire();
13     Wire *out = new Wire();
14
15     a->setValue(ZERO);
16     cout << "00 : " << a->value() << endl;
17     b->setValue(ONE);
18     cout << "01 : " << b->value() << endl;
19     c->setValue(ONE);
20     cout << "10 : " << c->value() << endl;
21     d->setValue(ZERO);
22     cout << "11 : " << d->value() << endl;
23     s1->setValue(ZERO);
24     s2->setValue(ZERO);
25     cout << "Sel : " << s1->value() << s2->value() << endl;
26     Mux* my_mux = new Mux(*s1, *s2, *a, *b, *c, *d, *out, 0);
27     my_mux->evl();
28
29     cout << "output : " << out->value() << endl;
30
31     return 0;
32 }
33

```

** its also possible to get inputs from terminal but we fixed them on our testbench.

```

Screenshot from 2025-03-14 22:57-22.png

amir@amir-VMware-Virtual-Platform:~/Documents/00/Object-Oriented-Electronic-Modeling/CA2$ make
mkdir -p obj
g++ -std=c++20 -Wall -Wextra -Wall -I./include -c src/main.cpp -o obj/main.o -I./files/
g++ -std=c++20 -Wall -Wextra -Wall -I./include -o MK.out obj/gate.o obj/main.o obj/mux.o obj/wire.o
amir@amir-VMware-Virtual-Platform:~/Documents/00/Object-Oriented-Electronic-Modeling/CA2$ ./MK.out
0 : 0
1 : 1
10 : 1
11 : 0
Sel : 00
output : 0

```