

Chapter 2

Object Oriented Logic Modeling

Zainalabedin Navabi

Object Oriented Logic Modeling

Procedural Languages for Hardware Modeling

Types and Operators for Logic Modeling

- + Basic Logic Simulation
- + Enhanced Logic Simulation with Timing
- + More Functions for Wires and Gates
- + Inheritance in Logic Structures
- + Hierarchical Modeling of Digital Components

Summary

Object Oriented Logic Modeling

Procedural Languages for Hardware Modeling

Types and Operators for Logic Modeling

– Basic Logic Simulation

- + Logic functions

- Building higher level structures

- Handling 4-value logic

- Logic vector

- Sequential circuit modeling

- Using pointers for logic vectors

– Enhanced Logic Simulation with Timing

- Using *struct* for timing and logic

- Gates that handle timing

Utility functions

Timing in logic structures

Overloading logical operators

Using Boolean expressions

– More Functions for Wires and Gates

- Gate classes

- Carrier generic modeling

- Pointer-based logic classes

- Gate classes with power and timing calculation

- Wire and gate vectors

Object Oriented Logic Modeling

– Inheritance in Logic Structures

A generic gate definition

Gates to include timing

Building structures from objects

– Hierarchical Modeling of Digital Components

Wire functionalities

Gate functionalities

Polymorphic gate base

Flip flop description hierarchies

Object Oriented Logic Modeling

Procedural Languages for Hardware Modeling

Types and Operators for Logic Modeling

+ Basic Logic Simulation

+ Enhanced Logic Simulation with Timing

+ More Functions for Wires and Gates

+ Inheritance in Logic Structures

+ Hierarchical Modeling of Digital Components

Summary


Procedural languages for Hardware Modeling

- **Hardware Description Language**

- Concurrency
- Timing

- **Software Description Languages**

- Procedural



Procedural languages for Hardware Modeling

○ C++ Environment

The screenshot shows the Microsoft Visual Studio IDE interface. On the left is the Solution Explorer window, which displays a solution named 'Starting CPP' containing one project. The 'Header Files' node under the project contains a file named 'CPP Basics.h'. The 'Source Files' node contains a file named 'CPP Basics.cpp'. Both files are highlighted with yellow boxes. The main area consists of two code editors. The top editor, titled 'CPP Basics.h', contains the following code:

```
1 #include <iostream>
2 using namespace std;
```

The bottom editor, titled 'CPP Basics.cpp', contains the following code:

```
1 #include "CPP Basics.h"
2
3 int main()
4 {
5     int A, B, C;
6
7     cout << "Starting Simulation ..." << "\n";
8     cout << "Enter A: "; cin >> A;
9     cout << "Enter B: "; cin >> B;
10    C = A + B;
11    cout << "Add result is: " << C << "\n";
12    return 0;
13 }
```

Ref. [1] - Structure of a program - P. 7-10

A blue arrow points from the 'CPP Basics.cpp' code editor to a Windows Command Prompt window. The window title is 'cmd' and the path is 'C:\WINDOWS\system32\cmd.exe'. The command 'Starting CPP' is run, followed by user input 'Enter A: 4' and 'Enter B: 7'. The output shows the addition result: 'Add result is: 11'. The command 'Press any key to continue . . .' is displayed at the end.

Ref. [1] - Basic Input/Output - P. 29-31

Object Oriented Logic Modeling

Procedural Languages for Hardware Modeling

Types and Operators for Logic Modeling

- + Basic Logic Simulation
- + Enhanced Logic Simulation with Timing
- + More Functions for Wires and Gates
- + Inheritance in Logic Structures
- + Hierarchical Modeling of Digital Components

Summary

Types and Operators for Logic Modeling

Group	Type names	Note on size/Precision
Character Types	Char	Exactly one byte in size. At least 8 bits
Integer Types (signed)	Signed Char	Same size as char. At least 8 bits
	Signed Int	At least 16 bits
Integer Types (unsigned)	Unsigned Char	Same size as char. At least 8 bits
	Unsigned Int	At least 16 bits
Floating-point Type	Float	
	Double	Precision not less than float
	Long Double	Precision not less than float
Boolean Type	Bool	
Void Type	Void	No storage

Types and Operators for Logic Modeling

Using Boolean Type

Ref. [1] –

Declaration of variables - P. 12

Scope of variables - P. 14

Initialization of variables - P.15

known as C-like
initialization

known as constructor
initialization

Boolean AND Operator

Ref. [1] – Operators
- P. 21-28

```
Boolean Type.h
Boolean Type
#include <iostream>
using namespace std;

Boolean Type.cpp
Boolean Type
#include "Boolean Type.h"
int main ()
{
    //bool a = true;
    //bool b = false;
    bool a(0);
    bool b(1);
    bool anding;
    int go;
    cout << "Performing Logic Simulation . . .\n";
    anding = a && b;
    cout << "a:" << a << " ; b:" << b << " ; anding:" << anding << "\n";
    cout << "Enter 0 to exit:";
    cin >> go;

    return 0;
}
```

Types and Operators for Logic Modeling

Using Char Type

Ref. [1] – Preprocessor directives - P.133-P.134

Macro Declaration:
Converts '0' and '1' to 0 and 1 for Boolean operations

Iteration Structure:
while loop

Selective Structure:
switch case

Ref. [1] – Control Structures - P. 34-40

Character Type.h

```
#include <iostream>
using namespace std;
```

Character Type.cpp*

```
#include "Character Type.h"

#define BIT(c)(c=='0'?0:1)

int main ()
{
    char i1 = '0';
    char i2 = '0';
    char op;
    bool go(1);
    while (go) {
        cout << "Enter Operation (A, O, X) followed by input values: ";
        cin >> op >> i1 >> i2;
        switch (op) {
        case 'A': case 'a':
            cout << i1 << " AND " << i2 << " is: " << (BIT(i1) && BIT(i2)) << '\n';
            break;
        case 'O': case 'o':
            cout << i1 << " OR " << i2 << " is: " << (BIT(i1) || BIT(i2)) << '\n';
            break;
        case 'X': case 'x':
            cout << i1 << " XOR " << i2 << " is: " << (BIT(i1) != BIT(i2)) << '\n';
            break;
        default:
            cout << "Wrong operation \n";
        }
        cout << "Enter 0 to end:"; cin >> go;
    }
    return 0;
}
```

© Zainalabedin

Types and Operators for Logic Modeling

Using Enumeration

Ref. [1] – Enumerations
- P.84-P.85

Ref. [1] –
Constants - P. 17-20
Arrays - P. 54-59

Ref. [1] – Control
Structures - P. 34-40

Creating a new data
type using enum

Enumerations are type compatible
with numeric variables

Constant arrays

Conditional Structure:
if - else

```
Four Value System.h // (Global Scope)
1 #include <iostream>
2 #include <string>
3 using namespace std;
4
5 enum lv4 {lX, l0, l1, lZ};
6 const lv4 lv4Value [4] = {lX, l0, l1, lZ};
7 const string lv4Image [4] = {"lX", "l0", "l1", "lZ"};
```

```
Four Value System.cpp // (Global Scope)
1 #include "Four Value System.h"
2
3 lv4 ANDlv4 (lv4 a, lv4 b)
4 {
5     lv4 w;
6     if (a==lX || b==lX || a==lZ || b==lZ) w=lX;
7     else if (a==l1 && b==l1) w=l1;
8     else w=l0;
9     return w;
10 }
11
12 lv4 ORlv4 (lv4 a, lv4 b){ ... }
13
14 lv4 XORlv4 (lv4 a, lv4 b){ ... }
15
16
17 int main (){ ... }
```

Types and Operators for Logic Modeling

Using Enumeration (cont.)

Ref. [1] – Control Structures - P. 34-40

Convert Integer value to lv4 enumeration type

Conversion to string for printing

Iteration Structure:
do-while loop

```
Four Value System.cpp  Four Value System.h
Enum Type (Global Scope)
1 #include "Four Value System.h"
2
3 lv4 ANDlv4 (lv4 a, lv4 b) { ... }
4
5 lv4 ORlv4 (lv4 a, lv4 b) { ... }
6
7 lv4 XORlv4 (lv4 a, lv4 b) { ... }
8
9
10 int main ()
11 {
12     lv4 i1 = LX;
13     lv4 i2 = LX;
14     lv4 out = LX;
15     int Ii1, Ii2, Iout;
16     char op;
17     bool go;
18     do {
19         cout << "Enter operation (A,O,X), then inputs (0 to 3): ";
20         cin >> op >> Ii1 >> Ii2;
21         i1=lv4Value[Ii1]; i2=lv4Value[Ii2];
22         switch (op) {
23             case 'A': out = ANDlv4 (i1, i2); break;
24             case 'O': out = ORlv4 (i1, i2); break;
25             case 'X': out = XORlv4 (i1, i2); break;
26             default: out = LX;
27         }
28         cout << i1 << " " << op << " " << i2;
29         cout << ", is: " << out << '\n';
30         cout << lv4Image[i1] << " " << op << " " << lv4Image[i2];
31         cout << ", is: " << lv4Image[out] << '\n';
32         cout << "Enter 0 to end:"; cin >> go;
33     } while (go);
34     return 0;
35 }
```

Four Value System.cpp

Types and Operators for Logic Modeling

Using String Waveform Generation

Ref. [1] –
Introduction to
strings - P. 15-16

Ref. [1] –
Functions (I) -
P. 41-46

String is not a fundamental type, but it behaves in a similar way

MIN Macro Declaration

The wave function gets a sequence of 1s and 0s and turns into waveform

This function is equivalent to BIT macro

The operation function:
Bool is good for logical operations

String Character.h

```
#include <iostream>
#include <string>
using namespace std;
```

String Character.cpp

```
#define MIN(a,b)((a<b)?a:b)

int wave (string seq)
{
    int i, l;
    l = seq.length();
    for (i=0; i < l; i++)
    {
        if (seq[i]=='0') cout << "_";
        else cout << "--";
    }
    cout << '\n';
    return 1;
}

bool char2bool (char c)
{
    if (c=='0') return 0;
    else return 1;
}

bool operation (string fn, bool in1, bool in2)
{
    bool out;
    if (fn == "AND" || fn == "and") out = in1 && in2;
    else if (fn == "OR" || fn == "or") out = in1 || in2;
    else if (fn == "XOR" || fn == "xor") out = in1 != in2;
    else out = 0;
    return out;
}
```

Types and Operators for Logic Modeling

- Using String (cont.)
 - Waveform Generation

Ref. [1] – Control Structures - P. 34-40

Calling the functions

Using the macro:
for calculating the output waveform length

Iteration Structure:
for loop

```
String Character.cpp  X
String Characters (Global Scope)
17 bool char2bool (char c) { ... }
22
23 bool operation (string fn, bool in1, bool in2) { ... }
32
33 int main ()
34 {
35     string i1Seq, i2Seq;
36     string logic;
37     int i, i1Len, i2Len, outLen;
38     bool i1=0, i2=0, out=0;
39     bool go(1);
40     while (go) {
41         cout << "Enter logic type and input sequences: ";
42         cin >> logic >> i1Seq >> i2Seq;
43         i1Len=wave (i1Seq);
44         i2Len=wave (i2Seq);
45         outLen = MIN (i1Len, i2Len);
46         string outSeq (outLen, '0');
47         for (i=0; i<outLen; i++) {
48             i1 = char2bool (i1Seq[i]);
49             i2 = char2bool (i2Seq[i]);
50             out=operation(logic, i1,i2);
51             outSeq[i] = out ? '1' : '0';
52         }
53         outLen=wave (outSeq); cout << '\n';
54         cout << "Enter 0 to end: "; cin >> go;
55     }
56     return 0;
57 }
58
100 %
```

Types and Operators for Logic Modeling

- Using String (cont.)
 - Waveform Generation

```
C:\WINDOWS\system32\cmd.exe
Enter logic type and input sequences: AND 1100011001 00100111110
-----
-----
-----
-----
-----
-----
-----
```

```
Enter 0 to end:1
Enter logic type and input sequences: OR 0011100011010 1000011110001
-----
-----
-----
-----
-----
-----
-----
```

```
Enter 0 to end:1
Enter logic type and input sequences: XOR 000011111000 111111100000
-----
-----
-----
-----
-----
-----
-----
```

```
Enter 0 to end:0
Press any key to continue . . .
```

Object Oriented Logic Modeling

Procedural Lang. for Hardware Modeling
Types and Operators for Logic Modeling

- Basic Logic Simulation
 - Logic functions

- Arguments passed by value
- Arguments passed by reference
- Functions with no type
- Using default values
- Function overloading

Building higher level structures

Handling 4-value logic

Logic vector

Sequential circuit modeling

Using pointers for logic vectors

- + Enhanced Logic Simulation with Timing
 - + More Functions for Wires and Gates
 - + Inheritance in Logic Structures
 - + Hierarchical Modeling of Digital Components
- Summary

Logic Functions

Gate Function Prototypes

Ref. [1] – Functions (II)
- P. 47-49

```
logicGates.h 萍 X
Logic Simulation (Global Scope)
1 #include <iostream>
2 using namespace std;
100 % < >

primitives.h 萍 X
Logic Simulation (Global Scope)
1 bool and (bool a, bool b);
2 bool or (bool a, bool b);
3 bool not (bool a);
4 bool nand (bool a, bool b);
5 bool nor (bool a, bool b);
6 bool xor (bool a, bool b);
7
8 void and (bool a, bool b, bool& w);
9 void or (bool a, bool b, bool& w);
10 void not (bool a, bool& w);
11 void nand (bool a, bool b, bool& w);
12 void nor (bool a, bool b, bool& w);
13 void xor (bool a, bool b, bool& w);
14
15 bool logic (bool a, bool b, void (*f) (bool, bool, bool&));
16
17 bool and5 (bool a=true, bool b=true, // up to 5 inputs
18             bool c=true, bool d=true, bool e=true);
19
20 bool or5 (bool a=false, bool b=false,
21            bool c=false, bool d=false, bool e=false);
22
23 bool xor5 (bool a=false, bool b=false,
24            bool c=false, bool d=false, bool e=false);
25
26 void and (bool[], bool[], bool[], const int);
27 void or (bool[], bool[], bool[], const int);
```

Passed by value

Passed by reference

Passing function as an argument

Using default values

Logic vector modeling using arrays

To use this function with fewer arguments, all arguments must have default values

© Zainalabedin Navab

Logic Functions

Gate Function Prototypes (cont.)

Functions are overloaded for various type of procedure and vector format

Ref. [1] – Overloaded functions - P. 50

Passing function as an argument

Passed by value

Passed by reference

Primitives.cpp

Passing by reference

- allows to manipulate from inside a function the value of an external variable
- is also an effective way to allow a function to return more than one value

primitives.cpp logicGates.cpp

```
2  bool and (bool a, bool b)
3  {
4      return (a && b);
5  }
6
7  +bool or (bool a, bool b){ ... }
8
9  +bool not (bool a){ ... }
10
11 +bool nand (bool a, bool b){ ... }
12
13 +bool nor (bool a, bool b){ ... }
14
15 +bool xor (bool a, bool b){ ... }
16
17
18 void and (bool a, bool b, bool& w)
19 {
20     w = a && b;
21
22
23 +void or (bool a, bool b, bool& w){ ... }
24
25 +void not (bool a, bool& w){ ... }
26
27 +void nand (bool a, bool b, bool& w){ ... }
28
29 +void nor (bool a, bool b, bool& w){ ... }
30
31 +void xor (bool a, bool b, bool& w){ ... }
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
```

Basic Logic Simulation

Building Higher Level Structures


- Calling three groups of the logic functions for three different implementations of full-adder

Order matters in procedural languages

```
primitives.cpp logicGates.cpp* ✘ X
Logic Simulation (Global Scope)
1 #include "logicGates.h"
2 #include "primitives.h"
3
4 void fullAdder (bool a, bool b, bool ci, bool& co, bool& sum)
5 {
6     bool axb, ab, abc;
7
8     axb = xor (a, b);
9     ab = and (a, b);
10    abc = and (axb, ci);
11    co = or (ab, abc);
12    sum = xor (axb, ci);
13 }
```

logicGates.cpp


```
primitives.cpp logicGates.cpp* ✘ X
Logic Simulation (Global Scope)
1 #include "logicGates.h"
2 #include "primitives.h"
3
4 /* ... */
16
17 /* ... */
29
30 void fullAdder (bool a, bool b, bool ci, bool& co, bool& sum)
31 {
32     bool axb, ab, abc;
33
34     axb = logic (a, b, xor); // uses: void xor (bool, bool, bool&);
35     ab = logic (a, b, and);
36     abc = logic (axb, ci, and);
37     co = logic (ab, abc, or);
38     sum = logic (axb, ci, xor);
39 }
40
41 void fullAdder (bool a, bool b, bool ci, bool& co, bool& sum)
42 {
43     bool ab, bc, ac;
44
45     ab = and5 (a, b);
46     bc = and5 (b, ci);
47     ac = and5 (a, ci);
48     co = or5 (ab, bc, ac);
49     sum = xor5 (a, b, ci);
50 }
51
52 int main () { ... }
66
67
```



The diagram shows a full adder circuit. It consists of three main stages: a half-adder (top), a carry lookahead stage (middle), and a final full-adder stage (bottom). The inputs are labeled 'a' and 'b'. The carry input is labeled 'ci'. The outputs are the sum bit 's' and the carry output 'co'. The circuit is built using logic gates like AND, OR, and NOT.

Building Higher Level Structures

- Calling the full-adder in *main* as a testbench



The screenshot shows a code editor window with two tabs: "primitives.cpp" and "logicGates.cpp". The "logicGates.cpp" tab is active. A yellow callout box points to the title bar of the "logicGates.cpp" tab. The code in "logicGates.cpp" is as follows:

```
#include "logicGates.h"
#include "primitives.h"

int main ()
{
    bool a, b, c, co, sum;

    do {
        cout << "Enter a, b, c: ";
        cin >> a >> b >> c;

        fullAdder (a, b, c, co, sum);

        cout << "Carry:" << co << " Sum:" << sum << "\n";

        cout << "\n" << "Continue?"; cin >> a;
    } while (a != false);
}
```

Handling 4-value Logic

Four-Value Logic System

Z is the weakest logic value

X is the strongest logic value

Value	Description
0	Forcing 0 or Pulled 0
1	Forcing 1 or Pulled 1
Z	Float or High Impedance
X	Uninitialized or Unknown

Handling 4-value Logic

- Using *char* for handling 4-value logic due to easier and more expressive *in* and *out*



characterFunctions.h

```
1 #include <iostream>
2 using namespace std;
3 
```

characterPrimitives.h

```
1 char and (char a, char b);
2 char or (char a, char b);
3 char not (char a);
4 char tri (char a, char c);
5 char resolve (char a, char c);
6 char xor (char a, char b);

7
8 void fullAdder (char a, char b, char ci, char & co, char & sum);
```




Handling 4-value Logic

- We have to generate our own logical functions
- This happens one and can easily be reused

Resolution function

b	a	x	0	1	z
x	x	x	x	x	x
0	x	0	x	0	
1	x	x	1	1	
z	x	0	1	z	



```

characterPrimitives.cpp  X characterFunctions.cpp
Character Logic          (Global Scope)
1  #include "characterPrimitives.h"
2
3  char and (char a, char b)
4  {
5      if ((a=='0')||(b=='0')) return '0';
6      else if ((a=='1')&&(b=='1')) return '1';
7      else return 'X';
8  }
9
10 char or (char a, char b){ ... }
11
12 char not (char a){ ... }
13
14 char tri (char a, char c){ ... }
15
16
17 char resolve (char a, char b)
18 {
19     if (a=='Z' || a==b) return b;
20     else if (b=='Z') return a;
21     else return 'X';
22 }
23
24
25
26
27 char xor (char a, char b){ ... }
28
29
30 void fullAdder (char a, char b, char ci, char & co, char & sum)
31 {
32     char axb, ab, abc;
33
34     axb = xor (a, b);
35     ab = and (a, b);
36     abc = and (axb, ci);
37     co = or (ab, abc);
38     sum = xor (axb, ci);
39
40 }
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55

```

CharacterPrimitives.cpp

Overloaded AND using *char*

The *resolve* function using *char*

Using the *char* type logic functions for the full-adder implementation

Handling 4-value Logic

- Using *char* for the multiplexer implementation

Behavioral implementation of Multiplexer

Structural implementation of Multiplexer with OE (Output Enable)

```
characterPrimitives.cpp characterFunctions.cpp (Global Scope)
Character Logic
1 #include "characterPrimitives.h"
2 #include "characterFunctions.h"
3
4 void muxStd2T01 (char a, char b, char& w, char sel)
5 {
6     w = (sel=='1') ? b : a;
7 }
8
9 void muxTri2T01 (char a, char b, char& w, char sel, char oe)
10 {
11     char selB, selB_oe, sel_oe;
12     char asel;
13     char bsel;
14
15     selB = not(sel);
16     selB_oe = and(selB, oe);
17     sel_oe = and(sel, oe);
18     asel = tri(a, selB_oe);
19     bsel = tri(b, sel_oe);
20     w = resolve(asel, bsel);
21 }
22
23 int main () { ... }
```

CharacterFunctions.cpp

sel	a	b	w
0	0	0	0
0	1	0	1
1	0	1	1
1	1	1	1

wired-OR

Logic Vector

- Overloaded logic functions for vector format
 - Using Boolean Type

```
vectorFunctions.h
1 #include <iostream>
2 #include <string>
3 using namespace std;
```

```
vectorPrimitives.h
1 bool and (bool a, bool b);
2 bool or (bool a, bool b);
3 bool not (bool a);

5 void and (bool a[], bool b[], bool w[], const int SIZE);
6 void or (bool a[], bool b[], bool w[], const int SIZE);
```

Ref. [1] –
Arrays - P. 54-59

Logic Vector

- Overloaded logic functions for vector format

- Using Boolean Type (cont.)

Singular bit implementation
of the logic functions

Multiple bit implementation
of the logic functions

```
vectorPrimitives.cpp  ✘ vectorFunctions.cpp
Logic Vector Simulation  (Global Scope)
1 #include "vectorPrimitives.h"
2
3 bool and (bool a, bool b)
4 {
5     return (a && b);
6 }
7
8 bool or (bool a, bool b) { ... }
9
10 bool not (bool a) { ... }
11
12 void and (bool a[], bool b[], bool w[], const int SIZE)
13 {
14     int i;
15     for (i=0; i<SIZE; i++) {
16         w[i] = a[i] && b[i];
17     }
18 }
19
20 void or (bool a[], bool b[], bool w[], const int SIZE) { ... }
```

VectorPrimitives.cpp

Boolean AND operator

The size of vector

Loop and index need the size of vector

Repeats the Boolean AND operator for all bits of the vector size

Basic Logic Simulation

Logic Vector

- Overloaded logic functions for vector format

- Using Boolean Type (cont.)

Read string and turns it into an array of *bool*

Implementing 8-bit *bool* vector based Multiplexer

Using the singular bit implementation of AND function

Using the multiple bit implementation of OR function

```
vectorPrimitives.cpp           vectorFunctions.cpp
vectorFunctions.cpp             Logic Vector Simulation (Global Scope)
1 #include "vectorPrimitives.h"
2 #include "vectorFunctions.h"
3
4 void getBits (string vectorName, int numBits, bool values[])
{
    string valuesS;
    int i;
    cout << "Enter " << numBits << " bits of " << vectorName << ": ";
    cin >> valuesS;
    for (i=0; i<numBits; i++){
        if (valuesS[i] == '1') values[i] = true;
        else values[i] = false;
    }
}
void putBits (string vectorName, int numBits, bool values[])
{ ... }
void two2OneMux (bool a[], bool b[], bool w[], bool sel, int SIZE=8)
{
    bool as [8];
    bool bs [8];

    int i;
    for (i=0; i<SIZE; i++) {
        as[i] = and (a[i], not(sel));
    }
    for (i=0; i<SIZE; i++) {
        bs[i] = and (b[i], sel);
    }
    or (as, bs, w, SIZE);
}
void two2OneMuxB (bool a[], bool b[], bool w[], bool sel, int SIZE=8) { ... }
int main () { ... }

© Zainalabedin Navabi – OI
```

Logic Vector

- Overloaded logic functions for vector format
 - Using Boolean Type (cont.)

```
C:\> Enter 8 bits of aV: 11001111
C:\> Enter 8 bits of bV: 01110001
C:\> Enter 1 bits of selV: 1
      two2OneMux using and, or, not
aV: 11001111
bV: 01110001
wV: 01110001
two2OneMuxB using ?:
aV: 11001111
bV: 01110001
wV: 01110001

Continue <0 or 1>?1
C:\> Enter 8 bits of aV: 11001111
C:\> Enter 8 bits of bV: 01110001
C:\> Enter 1 bits of selV: 0
      two2OneMux using and, or, not
aV: 11001111
bV: 01110001
wV: 11001111
two2OneMuxB using ?:
aV: 11001111
bV: 01110001
wV: 11001111
```

Logic Vector

- Overloaded logic functions for vector format

- Using Char Type

- Removes the complications of using Boolean type including
 - Entering the size of vector
 - Requiring the conversion functions (*getBits* or *putBits*)

By default, arrays are passed by reference to first location

In Char type, the null character ('\0') marks the end of the vector

```
characterVectorFunctions.cpp characterVectorFunctions.h characterVectorPrimitives.h
Character Vector Logic (Global Scope)
1 #include <iostream>
2 #include <string>
3 using namespace std;
4
5 char and (char a, char b);
6 char or (char a, char b);
7 char not (char a);
8 char tri (char a, char c);
9 char resolve (char a, char c);
10
11 void and (char a[], char b[], char w[]);
12 void or (char a[], char b[], char w[]);
13 void tri (char a[], char c, char w[]);
14 void resolve (char a[], char b[], char w[]);
15
16 char xor (char a, char b);
17 void fullAdder (char a, char b, char ci, char & co, char & sum);
```

Singular bit implementation of the logic functions

Multiple bit implementation of the logic functions

Ref. [1] – Character Sequences - P. 60-62

Logic Vector

- Overloaded logic functions for vector format

- Using Char Type (cont.)

This loop is repeated for as long as it has not reached the end marker of the vector

Using the singular bit implementation of *resolve* function

The screenshot shows two files in a code editor:

- characterVectorPrimitives.h**: Declares the overloaded logic functions: `and`, `or`, `tri`, `resolve`, `xor`, and `fullAdder`.
- characterVectorPrimitives.cpp**: Implements the logic functions using loops over the vector elements. The `and` function iterates through the vector until it finds a null character. The `resolve` function does the same. The `fullAdder` function performs a standard full adder logic.

Annotations explain specific parts of the code:

- A callout points to the `and` function implementation with the text: "Using the singular bit implementation of AND function".
- A callout points to the assignment `w[i] = '\0';` in the `and` function with the text: "Puts the null character on the *i*th (last) position of the output vector".

Logic Vector

- Overloaded logic functions for vector format

- Using Char Type (cont.)

Behavioral implementation of char vector based Multiplexer

Structural implementation of char vector based Multiplexer with OE (Output Enable)

Using the singular bit implementation of logic function

Using the multiple bit implementation of logic function

If fewer than 8-bits are entered, using `cin` automatically puts '\0' at the end of string

```

characterVectorFunctions.cpp  characterVectorPrimitives.h  characterVectorFunctions.cpp
Character Vector Logic          (Global Scope)           characterVectorFunctions.cpp
1 #include "characterVectorPrimitives.h"
2 #include "characterVectorFunctions.h"
3
4 void mux8Std2T01 (char a[], char b[], char w[], char sel)
5 {
6     int i=0;
7     do {
8         w[i] = (sel=='1') ? b[i] : a[i];
9     } while (a[i++] != '\0');
10}
11
12 void mux8Tri2T01 (char a[], char b[], char w[], char sel, char oe)
13 {
14     char selB, selB_oe, sel_oe;
15     char asel [9];
16     char bsel [9];
17
18     selB = not(sel);
19     selB_oe = and(selB, oe);
20     sel_oe = and(sel, oe);
21     tri(a, selB_oe, asel);
22     tri(b, sel_oe, bsel);
23     resolve(asel, bsel, w);
24 }
25
26 int main ()
27 {
28     char aCV [9], bCV [9];
29     char sel, oe;
30     char wCV [9];
31     int ai;
32     do {
33         cout << "Enter eight bits of aCV <space> bCV: "; cin >> aCV >> bCV;
34         cout << "Enter sel <space> oe: "; cin >> sel >> oe;
35
36         mux8Std2T01 (aCV, bCV, wCV, sel);
37         cout << "The " << strlen(wCV) << " bits of wC become as follows: \n";
38     }
39 }

```

Sequential Circuit Modeling

- D Flip-Flop with Positive-edge, Asynchronous, active High reset

The screenshot shows two code editor windows. The top window displays `SequentialFunctions.h` with the following content:

```
#include <iostream>
#include <fstream>
#include <string>
using namespace std;
```

The bottom window displays `characterPrimitives.h` with the following content:

```
char and (char a, char b);
char or (char a, char b);
char not (char a);
void dff_PAH (char D, char clk, char reset, char&Q);
```

The screenshot shows two code editor windows. The top window displays `characterPrimitives.cpp` with the following content:

```
char and (char a, char b) { ... }
char or (char a, char b) { ... }
char not (char a) { ... }
void dff_PAH (char D, char clk, char reset, char&Q)
// Posedge, Asynch, active-Low
{
    if (reset=='1') Q='0';
    else if (clk=='P') Q=D;
}
```


The bottom window displays `sequentialFunctions.cpp` with the following content:

```
1D Q
DFF
C1
```



A callout box labeled "CharacterPrimitives.cpp" points to the `dff_PAH` function in the `characterPrimitives.cpp` file.

Sequential Circuit Modeling

Moore 110 sequence detector



State Table		Transition Table			Excitation Table							
	State	0	a	w	$Y_1 Y_0$	0	a	w	$Y_1 Y_0$	0	a	w
00	S0	S0	S1	0	00	00	01	0	00	00	01	0
01	S1	S0	S2	0	01	00	11	0	01	00	11	0
11	S2	S3	S2	0	11	10	11	0	11	10	11	0
10	S3	S0	S1	1	10	00	01	1	10	00	01	1
		State ⁺			$Y_1^+ Y_0^+$				D ₁ D ₀			



Using Pointers for Logic Vectors

- Overloaded logic functions for vector format using pointers instead of arrays

Singular bit implementation of the logic functions

Multiple bit implementation of the logic functions with pointer arguments

Ref. [1] –
Pointers - P. 63-73

```
pointerFunctionsFileData.h    pointerPrimitives.h ✎ × pointerPrimitives.cpp    pointerFunctionsFileData.cpp
Pointer Logic File Data      (Global Scope)
1 void and (char a, char b, char & w);
2 void or (char a, char b, char & w);
3 void not (char a, char & w);
4 void tri (char a, char c, char & w);
5 void resolve (char a, char c, char & w);
6
7 void and (char* a, char* b, char* w);
8 void or (char *a, char *b, char *w);
9 void not (char *a, char *w);
10 void tri (char *a, char *c, char *w);
11 void resolve (char *a, char *b, char *w);
12
13 void mux8Std2T01 (char*, char*, char*, char);
14 void mux8Tri2T01 (char*, char*, char*, char, char);
15
```

pointerPrimitives.h

Using a pointer we can directly access the value stored in the variable which it points to

Using Pointers for Logic Vectors

- Overloaded logic functions for vector format using pointers instead of arrays (cont.)

Singular bit implementation of the AND functions

Multiple bit implementation of the AND functions with pointer arguments

Using the singular bit implementation of AND function

```
pointerFunctionsFileData.h pointerPrimitives.h pointerPrimitives.cpp pointerFunctionsFileData.cpp
Pointer Logic File Data (Global Scope)
1 #include <iostream>
2 using namespace std;
3
4 void and (char a, char b, char & w)
5 {
6     w = ((a=='0')||(b=='0')) ? '0':
7         ((a=='1')&&(b=='1')) ? '1':
8             'X';
9 }
11 void or (char a, char b, char & w) { ... }
17 void not (char a, char & w) { ... }
24 void tri (char a, char c, char & w) { ... }
29 void resolve (char a, char b, char & w) { ... }
36 void bid_and (char* a, char* b, char* w)
37 {
38     int i=0;
39     do {
40         and (*(a+i), *(b+i), *(w+i));
41         i++;
42     } while (*(a+i) != '\0');
43     *(w+i) = '\0';
44 }
45
46 void or (char *a, char *b, char *w) { ... }
56
57 void not (char *a, char *w) { ... }
66
67 void tri (char *a, char *c, char *w) { ... }
76
77 void resolve (char *a, char *b, char *w) { ... }
86
87 void mux8Std2T01 (char *a, char *b, char *w, char sel)
```

Using Pointers for Logic Vectors



- Overloaded logic functions for vector format using pointers instead of arrays (cont.)

Behavioral implementation of standard Multiplexer

Behavioral implementation of Tri-state Multiplexer with OE

```
pointerFunctionsFileData.h pointerPrimitives.h pointerPrimitives.cpp* pointerFunctionsFileData.h
83 void mux8Std2TO1 (char *a, char *b, char *w, char sel)
84 {
85     int i=0;
86     do {
87         *(w+i) = (sel=='1') ? *(b+i) : *(a+i);
88         i++;
89     } while (* (a+i) != '\0');
90     *(w+i) = '\0';
91 }
92
93 void mux8Tri2TO1 (char *a, char *b, char *w, char sel, char oe)
94 {
95     int i=0;
96     do {
97         if (oe == '1') *(w+i) = (sel=='1') ? *(b+i) : *(a+i);
98         else *(w+i) = 'Z';
99         i++;
100    } while (* (a+i) != '\0');
101    *(w+i) = '\0';
102 }
103 
```

pointerPrimitives.cpp




Using Pointers for Logic Vectors

- Overloaded logic functions for vector format using pointers instead of arrays (cont.)
 - Testing the multiplexers

Output file

```
outdata.tst x
All vector lengths are 8 bits.
Inputs are a, b vectors and sel, oe bits: 11001111 11110001 0 0
Std Mux: 11001111
Tri Mux: ZZZZZZZZ
Inputs are a, b vectors and sel, oe bits: 11110001 00010101 0 1
Std Mux: 11110001
Tri Mux: 11110001
Inputs are a, b vectors and sel, oe bits: 10101011 11110000 1 0
Std Mux: 11110000
Tri Mux: ZZZZZZZZ
Inputs are a, b vectors and sel, oe bits: 11001111 11001100 1 1
Std Mux: 11001100
Tri Mux: 11001100
Inputs are a, b vectors and sel, oe bits: 11110000 11101010 1 1
Std Mux: 11101010
Tri Mux: 11101010
```



pointerFunctionsFileData.h pointerPrimitives.h pointerPrimitives.cpp* pointerFunctionsFileData.cpp

pointerFunctionsFileData.cpp

File handling

```
#include "pointerPrimitives.h"
#include "pointerFunctionsFileData.h"

int main ()
{
    ifstream inp ("inpdata.tst"); //declare and initialize inp
    ofstream out ("outdata.tst"); //declare and initialize out

    int ii;
    inp >> ii;
    out << "All vector lengths are " << ii << " bits.\n";

    char sel, oe;
    char* aC = new char [ii+1];
    char* bC = new char [ii+1];
    char* wC = new char [ii+1];

    while (inp >> aC >> bC >> sel >> oe)
    {
        out << "Inputs are a, b vectors and sel, oe bits: ";
        out << aC << " " << bC << " " << sel << " " << oe << "\n";

        mux8Std2T01 (aC, bC, wC, sel);
        out << "Std Mux: " << wC << '\n';

        mux8Tri2T01 (aC, bC, wC, sel, oe);
        out << "Tri Mux: " << wC << '\n';
    }
}
```

Calling the standard Multiplexer

Calling the Tri-state Multiplexer

Object Oriented Logic Modeling

Procedural Lang. for Hardware Modeling

Types and Operators for Logic Modeling

+ Basic Logic Simulation

- Enhanced Logic Simulation with Timing

Using *struct* for timing and logic

Gates that handle timing

Utility functions

Timing in logic structures

Overloading logical operators

Using Boolean expressions

+ More Functions for Wires and Gates

+ Inheritance in Logic Structures

+ Hierarchical Modeling of Digital Components
Summary

Using *struct* for Timing and Logic

○ Data structure

- is a group of data elements (known as members) grouped together under one name

Structure to accommodate time as well as logic

```
timedFunctions.cpp          timedPrimitives.h ➔ X      timedPrimitives.cpp      timedFunctions.h  
Timed Logic Structs          (Global Scope)  
1 struct tlogic {  
2     char logic;  
3     int time;  
4 };  
5  
6 tlogic and (tlogic a, tlogic b, int delay);  
7 tlogic or (tlogic a, tlogic b, int delay);  
8 tlogic not (tlogic a, int delay);  
9 tlogic xor (tlogic a, tlogic b, int delay);  
10
```


timedPrimitives.h

Ref. [1] – Data structures - P. 77-81

Gates that Handle Timing

- A more accurate delay propagation requires the gate function to be aware of its previous output value

AND logic function
with timing



```
timedFunctions.cpp      timedPrimitives.h      timedPrimitives.cpp  X  timedFunctions.h
Timed Logic Structs    - (Global Scope)
1 #include "timedPrimitives.h"
2
3 tlogic and (tlogic a, tlogic b, int delay)
4 {
5     tlogic tl;
6     if ((a.logic=='0')||(b.logic=='0')) {
7         tl.logic = '0';
8         if (a.logic=='0') tl.time = a.time + delay;
9         else tl.time = b.time + delay;
10    }
11    else if ((a.logic=='1')&&(b.logic=='1')) {
12        tl.logic = '1';
13        if (a.time > b.time) tl.time = a.time + delay;
14        else tl.time = b.time + delay;
15    }
16    else {
17        tl.logic = 'X';
18        if (a.logic != '1') tl.time = a.time + delay;
19        else tl.time = b.time + delay;
20    };
21    return tl;
22 }
23
24 tlogic or (tlogic a, tlogic b, int delay){ ... }
25
26 tlogic not (tlogic a, int delay){ ... }
27
28 tlogic xor (tlogic a, tlogic b, int delay)
29 {
30     tlogic tl;
31     if (a.logic==b.logic) tl.logic = '0';
32     else tl.logic = '1';
33     if (a.time > b.time) tl.time = a.time + delay;
34     else tl.time = b.time + delay;
35     return tl;
36 }
```

Enhanced Logic Simulation with Timing

Utility Functions

- The following table summarizes possible combinations of pointers and structure members

Expression	What is evaluated	Equivalent
a.b	Member b of object a	
a->b	Member b of object pointed by a	(*a).b
*a.b	Value pointed by member b of object a	*(a.b)

```
timedFunctions.cpp  X  timedFunctions.h
(Global Scope)
1 #include "timedPrimitives.h"
2 #include "timedFunctions.h"
3 #include "characterPrimitives.h"
4
5 #define MAX(a,b) (a>b?a:b);
6 #define MIN(a,b) (a<b?a:b);
7
8 void getVect (string vectorName, int numBits, tlogic values[])
9 { //order according to bit significance
10     string valuesS;
11     int i, bits, delay;
12     cout << "Enter " << numBits << " bits of " << vectorName << ":" ;
13     cin >> valuesS;
14     bits = MIN (valuesS.length(), numBits); // if fewer are entered
15     cout << "Enter vector delay: " ; cin >> delay;
16     for (i=bits-1; i>=0; i--) {
17         values[i].logic = char(valuesS[bits-1-i]); // reverse bits
18         // values[i].time = delay; // This or two below are good
19         // (*values+i).time = delay;
20         (values+i)->time = delay;
21     }
22 }
23
24 void putVect (string vectorName, int numBits, tlogic values[])
25 {
26     int i, delay;
27     delay = 0;
28     cout << vectorName << ":" ;
29     for (i=numBits-1; i>=0; i--) {
30         cout << values[i].logic;
31         if (values[i].time > delay) delay=values[i].time;
32     }
33     cout << " AT " << delay << "\n";
34 }
35
36 void fullAdder (tlogic a, tlogic b, tlogic ci, tlogic& co, tlogic& sum){ ... }
37
38 void nBitAdder (tlogic a[], tlogic b[], tlogic c[], tlogic sum[], int bits){ ... }
39
40 void nBitAdder (tlogic* a, tlogic* b, tlogic* c, tlogic* sum, int bits, int worstDelay){ ... }
```

timedFunctions.cpp

The function gets a vector and its delay

Entered: 1011
valuesS: 1011
values: 1101

The arrow operator (->) is a dereference operator that is used with pointers to objects with members

The function puts a vector and its delay

Timing in Logic Structures

- Implementation of 1-bit full adder
- Implementation of n-bit ripple carry adder

Singular bit implementation of the FA function with timing

```
timedFunctions.cpp  # X timedPrimitives.h
Timed Logic Structs (Global)
timedFunctions.cpp
35 void fullAdder (tlogic a, tlogic b, tlogic ci, tlogic& co, tlogic& sum)
36 {
37     tlogic axb, ab, abc;
38
39     axb = xor (a, b, 5);
40     ab = and (a, b, 3);
41     abc = and (axb, ci, 3);
42     co = or (ab, abc, 4);
43     sum = xor (axb, ci, 5);
44 }
```

Using the timed logic functions

Multiple bit implementation of the FA function with timing

```
56 void nBitAdder (tlogic a[], tlogic b[], tlogic ci[], tlogic co[], tlogic sum[], int bits)
57 {
58     // assumes 0 is LSB
59     int i;
60     tlogic* c = new tlogic[bits+1];
61     c[0] = ci[0];
62     for (i = 0; i<bits; i++)
63     {
64         fullAdder(a[i], b[i], ci[i], co[i+1], sum[i]);
65     }
66     co[0] = c[bits];
67 }
```


The operator `new` is used to allocate dynamic memory

Ref. [1] – Dynamic Memory - P. 74-76

Using the timed singular bit FA

Timing in Logic Structures (cont.)

- Calling n-bit ripple carry adder function in *main* as a testbench



timedFunctions.cpp

```

58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94

```

The operator *new* is used to allocate dynamic memory

Multiple bit *char* based carry ripple adder calculates all propagations

The operator *delete* is used to delete the memory allocated

```

int main ()
{
    tlogic *aV, *bV, *ci, *co, *sumV;

    int bits, go(1);

    while (go)
    {
        cout << "Enter number of bits of operations: "; cin >> bits;
        aV = new tlogic[bits];
        bV = new tlogic[bits];
        ci = new tlogic[1];
        co = new tlogic[1];
        sumV = new tlogic[bits];

        getVect ("aV", bits, aV); putVect ("aV", bits, aV);
        getVect ("bV", bits, bV); putVect ("bV", bits, bV);
        getVect ("ci", 1, ci); putVect ("ci", 1, ci);
        cout << "\n";

        nBitAdder (aV, bV, ci, co, sumV, bits); //

        putVect (" aV", bits, aV); putVect (" bV", bits, bV);
        putVect (" ci", 1, ci);
        putVect ("sumV", bits, sumV); putVect (" co", 1, co);

        delete [] aV;
        delete [] bV;
        delete [] ci;
        delete [] co;
        delete [] sumV;

        cout << "\nEnter 0 to exit: "; cin >> go;
    }
}

```

Overloading Logical Operators

- Overloaded operators for the *tlogic struct* type

- Operation itself does not have a delay
- Operands have the delays and can be carried over to the output

timedFunctions.cpp timedFunctions.h timedOperators.h*
Timed Logic Overloading (Global Scope)

```
1 struct tlogic {
2     char logic;
3     int time;
4 };
5
6 tlogic operator& (tlogic a, tlogic b);
7 tlogic operator| (tlogic a, tlogic b);
8 tlogic operator~ (tlogic a);
9 tlogic operator^ (tlogic a, tlogic b);
10
11
```

Structure to accommodate time as well as logic

Ref. [1] – Overloading operators - P. 95-97

timedFunctions.cpp timedFunctions.h timedOperators.h*
Timed Logic Overloading (Global Scope)

```
1 #include "timedOperators.h"
2
3 tlogic operator& (tlogic a, tlogic b) { ... }
4 tlogic operator| (tlogic a, tlogic b) { ... }
5 tlogic operator~ (tlogic a)
6 {
7     tlogic tl;
8     if (a.logic=='1') tl.logic = '0';
9     else if (a.logic=='0') tl.logic = '1';
10    else tl.logic='X';
11    tl.time = a.time;
12    return tl;
13 }
14
15 tlogic operator^ (tlogic a, tlogic b)
16 {
17     tlogic tl;
18     if (a.logic==b.logic) tl.logic = '0';
19     else tl.logic = '1';
20     if (a.time > b.time) tl.time = a.time;
21     else tl.time = b.time;
22     return tl;
23 }
```

timedOperators.cpp

Consistent with the HDLs

Using Boolean Expressions

- Implementation of 1-bit full adder using Boolean expression
 - There are no inside wires to propagate delay values


```
C:\WINDOWS\system32\cmd.exe -> x
Enter number of bits of operations: 8
Enter 8 bits of aU: 10010011
Enter vector delay: 3
aU: 10010011 AT 3
Enter 8 bits of bU: 11110110
Enter vector delay: 5
bU: 11110110 AT 5
Enter 1 bits of ci: 1
Enter vector delay: 7
ci: 1 AT 7
aU: 10010011 AT 3
bU: 11110110 AT 5
ci: 1 AT 2
sumU: 10001010 AT 7
co: 1 AT 5
Enter 0 to exit: 0
Press any key to continue . . .
```

sumV and carry- out outputs (worst-case delay)

8-bit aV input

8-bit bV input

carry- in input



The function gets/puts a vector and its delay

```
timedFunctions.cpp -> X timedFunctions.h timedOperators.h* timedOperators.cpp*
Timed Logic Overloading (Global Scope)
1 #include "timedOperators.h"
2 #include "timedFunctions.h"
3
4 #define MAX(a,b) (a>b?a:b);
5 #define MIN(a,b) (a<b?a:b);
6
7 void getVect (string vectorName, int numBits, tlogic values[])
22
23 void putVect (string vectorName, int numBits, tlogic values[])
34
35 void fullAdder(tlogic a, tlogic b, tlogic ci, tlogic& co, tlogic& sum)
36 {
37     co = (a & b) | (a & ci) | (b & ci);
38     sum = a ^ b ^ ci;
39 }
40
41 void nBitAdder(tlogic a[], tlogic b[], tlogic ci[], tlogic co[],
53 bits){ ... }
54
55 int main(){ ... }
```

Object Oriented Logic Modeling

Procedural Lang. for Hardware Modeling

Types and Operators for Logic Modeling

+ Basic Logic Simulation

+ Enhanced Logic Simulation with Timing

- More Functions for Wires and Gates

Gate classes

Carrier generic modeling

Pointer-based logic classes

Gate classes with power and timing calculation

Wire and gate vectors

+ Inheritance in Logic Structures

+ Hierarchical Modeling of Digital Components

Summary

Gate Classes

- A **class** is an expanded concept of a data structure: instead of holding only data, it can hold both data and functions
- An **object** is an instantiation of a class

Ref. [1] – Classes (I) -
P. 86-88

The diagram illustrates the relationship between two files: `class3Primitives.h` and `class3Primitives.cpp`.

`class3Primitives.h` (highlighted in yellow) contains:

- Member variable: `char i1, i2, o1;`
- Access specifier: `public:`
- Constructor: `or () // constructor`
- Member function: `void inp (char a, char b) {i1=a; i2=b;}`, `void evl ()`, `void out (char& w) {w=o1;}`

`class3Primitives.cpp` (highlighted in yellow) contains:

- Include: `#include "class3Primitives.h"`
- Member function: `and::and() {o1='X';}`, `void and::evl () { ... }`
- Member function: `or::or() {o1='X';}`, `void or::evl () { ... }`
- Member function: `not::not() {o1='X';}`, `void not::evl () { ... }`
- Member function: `xor::xor() {o1='X';}`, `void xor::evl () { ... }`

A dashed red line connects the `class3Primitives.h` file to the corresponding code blocks in `class3Primitives.cpp`. Labels indicate whether the implementation is **Inline implementation** (inside the header) or **External implementation** (in the source file).


An annotation in the bottom left corner states: "An access specifier can be: private, public or protected".

More Functions for Wires and Gates


Gate Classes (cont.)

- Implementation of 1-bit full adder using gate classes

The gate classes



```
class3Functions.cpp  X class3Primitives.cpp  class3Primitives.h
Class3 Logic          (Global Scope)
1 #include "class3Primitives.h"
2 #include "class3Functions.h"
3
4 void fullAdder (char a, char b, char ci, char & co, char & sum)
5 {
6     char axb, ab, abc;
7     xor xor1, xor2;
8     and and1, and2;
9     or or1;
10
11     xor1.inp(a, b);
12     xor1.evl();
13     xor1.out(axb);
14     and1.inp(a, b);
15     and1.evl();
16     and1.out(ab);
17     and2.inp(axb, ci);
18     and2.evl();
19     and2.out(abc);
20     or1.inp(ab, abc);
21     or1.evl();
22     or1.out(co);
23     xor2.inp(axb, ci);
24     xor2.evl();
25     xor2.out(sum);
26 }
27
28 int main () { ... }
29
30 }
```



```
class3Functions.cpp  X class3Primitives.cpp  class3Primitives.h
Class3 Logic          (Global Scope)
1 #include "class3Primitives.h"
2 #include "class3Functions.h"
3
4 void fullAdder (char a, char b, char ci, char & co, char & sum)
5 {
6     char aC;
7     char bC;
8     char ciC;
9     char coC;
10    char sumC;
11
12    int ai;
13
14    do {
15
16        cout << "Enter a: ";
17        cin >> aC; cout << aC << '\n';
18
19        cout << "Enter b: ";
20        cin >> bC; cout << bC << '\n';
21
22        cout << "Enter ci: ";
23        cin >> ciC; cout << ciC << '\n';
24
25        // and (aC, bC, wC);
26        // cout << "and:" << wC << '\n';
27
28        // or (aC, bC, wC);
29        // cout << "or:" << wC << '\n';
30
31        fullAdder (aC, bC, ciC, coC, sumC);
32
33        cout << "Carry: " << coC << '\n';
34        cout << " Sum: " << sumC << '\n';
35
36        cout << "\n" << "Continue?"; cin >> ai;
37
38    } while (ai>0);
39
40 }
```

Carrier Generic Modeling

Pointer Based Logic Classes

- char type pointer-based gate classes
 - AND gate

The class do not hold values. Since the lines are just pointers, someone else has to declare them and allocate them

- ✓ Constructor is to initialize variables or assign dynamic memory
- ✓ Constructor function must have the same name as the class, and cannot have any return type

Destructor fulfills the opposite functionality. It is suitable to release the memory that the object was allocated

```
class2PointerFunctions.cpp class2PointerFunctions.h class2PointerPrimitives.h
+ Class2 Pointer (Global Scope)
1 class and {
2     char *i1, *i2, *o1;
3
4     public:
5         and(); // constructor
6         ~and(); // destructor
7         void ios(char& a, char& b, char& w) { i1 = &a; i2 = &b; o1 = &w; }
8         void eval();
9
10    class or { ... };
11    class not { ... };
12    class xor { ... };
13    class fullAdder { ... };
14
15    class and { ... };
16    class nand { ... };
17    class or { ... };
18    class nor { ... };
19    class xor { ... };
20    class nxor { ... };
21    class lshift { ... };
22    class rshift { ... };
23    class lsr { ... };
24    class rsl { ... };
25    class lsr { ... };
26    class rsl { ... };
27    class lsh { ... };
28    class rsh { ... };
29    class lsr { ... };
30    class rsl { ... };
31    class lsh { ... };
32    class rsh { ... };
33    class lsr { ... };
34    class rsl { ... };
35    class lsh { ... };
36    class rsh { ... };
37    class lsr { ... };
38    class rsl { ... };
39    class lsh { ... };
40    class rsh { ... };
41    class lsr { ... };
42    class rsl { ... };
43    class lsh { ... };
44    class rsh { ... };
45    class lsr { ... };
46    class rsl { ... };
47    class lsh { ... };
48    class rsh { ... };
49}
```

Wires are of char type

eval and out are combined and eval does both. Actually, since the outputs are pointers they will just be updated by eval. Every invocation of eval puts the internal output values on the eval return value

Ref. [1] –
Constructors and
destructors - P. 88-90

- * Gates only process and points to wires
- * Wires as holders of values and transmitters


More Functions for Wires and Gates

Pointer Based Logic Classes

- char type pointer-based gate classes (cont.)

- AND gate

- A processing element has no wire
- A structure has wires
- Only structures has wires and those are only for internal wires



The screenshot shows a code editor with three tabs: `class2PointerFunctions.h`, `class2PointerPrimitives.h`, and `class2PointerPrimitives.cpp`. A yellow box highlights the `class2PointerPrimitives.cpp` tab. A red dashed box highlights the `and::and()` and `void and::evl ()` code block. The code is as follows:

```
#include "class2PointerPrimitives.h"
#include "class2Pointerfunctions.h"

and::and() {}

void and::evl () {
    if ((*i1=='0')||(*i2=='0')) *o1='0';
    else if ((*i1=='1')&&(*i2=='1')) *o1='1';
    else *o1='X';
}

or::or() {}
void or::evl () { ... }

not::not() {}
void not::evl () { ... }

xor::xor() {}
void xor::evl () { ... }


fullAdder::fullAdder() {}
void fullAdder::evl () { ... }

halfAdder::halfAdder() {}
void halfAdder::evl () { ... }
```


More Functions for Wires and Gates

Pointer Based Logic Classes

- *char* type pointer-based gate classes (cont.)
 - Half adder
 - Higher-level structures also have gates that have no internal wires



```
class2PointerFunctions.cpp class2PointerFunctions.h class2PointerPrimitives.h*
Global Scope
10 class or { ... };
18
19 class not { ... };
27
28 class xor { ... };
36
37 class fullAdder { ... };
48
49 class halfAdder {
50     char *i1, *i2, *o1, *o2;
51     public:
52         halfAdder(); // constructor
53         ~halfAdder(); // destructor
54         void ios(char& a, char& b, char& co, char& sum)
55         {
56             i1 = &a; i2 = &b; o1 = &co; o2 = &sum;
57         }
58         void evl();
59     };
60 }
```



```
class2PointerFunctions.h class2PointerPrimitives.h class2PointerPrimitives.cpp *
Global Scope
70 halfAdder::halfAdder() {}
71 void halfAdder::evl () {
72     // halfadder Local wires
73     char aL('X'), bL('X');
74     char coL('X'), sumL('X');
75
76     // Declare necessary gate instances
77     xor *xor1 = new xor;
78     and *and1 = new and;
79
80     // Associate ports of the gates with the Local HA wires
81     xor1->ios(aL, bL, sumL);
82     and1->ios(aL, bL, coL);
83
84     // Via the HA pointers, read wire values that connect to
85     // the HA from outside, and assign them to HA Local wires
86     aL = *i1; bL = *i2;
87
88     // Evaluate gates in the proper order
89     xor1->evl();
90     and1->evl();
91
92     // Take calculated local wire values and assign the values
93     // to the outside wires via pointers of FA
94     *o1 = coL; *o2 = sumL;
95
96 }
97 }
```

Gate Classes with Power and Timing Calculation

- wire type pointer-based logic classes

- AND gate

Ref. [1] – Overloading Constructors - P. 90-92

Declare wire to contain more information than just logic value

Member variables:

- EventTime* to propagate delay
- ActivityCount* to carry power consumption

wire class has two constructors
One is for *value* and *eventTime*

Inline member functions:

- They have *put* and *get* for accessing their *value* and *eventTime*
- Wires have access function to *activityCount*

wire pointers

AND constructor just ties port pointers to wires

```

timedLogicFunctions.cpp      timedLogicUtilities.cpp      timedLogicPrimitives.h
Timed Logic Classes          (Global Scope)           Timed Logic Functions
1 int calculateEventTime(char lastValue, char newValue,
2   int in1LastEvent, int in2LastEvent, int gateDelay, int lastEvent);
3
4 class wire {
5 public:
6   char value;
7   int eventTime;
8   int activityCount=0;
9 public:
10  wire(char c, int d) : value(c), eventTime(d) {}
11  wire(){};
12  void put(char a, int d) { value = a; eventTime = d; }
13  void get(char& a, int& d) { a = value; d = eventTime; }
14  int activity() { return activityCount; }
15 };
16
17 class and {
18 public:
19   wire *i1, *i2, *o1;
20   int gateDelay, lastEvent;
21   char lastValue;
22   public:
23     and(wire& a, wire& b, wire& w, int d) :
24       i1(&a), i2(&b), o1(&w), gateDelay(d) {};
25     ~and();
26     void eval();
27 };
28
29 class or { ... };
30
31 class not { ... };
32
33 class xor { ... };
34
35 class dff_ar {
36   wire *D, *clk, *R, *Q;
37   int clkQDelay, rstQDelay;
38   int lastEvent; // last time output changed
39 };
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61

```

More Functions for Wires and Gates

Gate Classes with Power and Timing Calculation

- wire type pointer-based logic classes (cont.)
 - AND gate

If output has changed, the last event time on output is the larger of the inputs plus gate delay

Overloaded function

Logic part

Event part (timing)

Activity part (power)


Retain last event and last value

```
timedLogicUtilities.cpp          timedLogicUtilities.h          timedLogicFunctions.h
Timed Logic Classes
1 #include "timedLogicPrimitives.h"
2 #include "timedLogicFunctions.h"
3
4 #define MAX(a,b) ((a>b)?a:b)
5
6 int calculateEventTime(char lastValue, char newValue,
7     int in1LastEvent, int in2LastEvent, int gateDelay, int lastEvent){
8
9     if (lastValue == newValue)
10        return lastEvent;
11    else
12        return gateDelay + MAX (in1LastEvent, in2LastEvent);
13 }
14
15 int calculateEventTime(char lastValue, char newValue,
16     int in1LastEvent, int gateDelay, int lastEvent){
17
18     if (lastValue == newValue)
19        return lastEvent;
20    else
21        return gateDelay + in1LastEvent;
22 }
23
24 void and::eval () {
25
26     if ((i1->value == '0') || (i2->value == '0'))
27         o1->value = '0';
28     else if ((i1->value == '1') && (i2->value == '1'))
29         o1->value = '1';
30     else
31         o1->value='X';
32
33     o1->eventTime = calculateEventTime(lastValue, o1->value,
34                                         i1->eventTime, i2->eventTime, gateDelay, lastEvent);
35
36     o1->activityCount = i1->activityCount + i2->activityCount +
37         ((lastValue == o1->value) ? 0 : 1);
38
39     lastEvent = o1->eventTime;
40     lastValue = o1->value;
41 }
```


More Functions for Wires and Gates

Gate Classes with Power and Timing Calculation

- wire type pointer-based logic classes (cont.)
 - D-Flip Flop with Asynchronous Reset



```
timedLogicFunctions.cpp      timedLogicUtilities.cpp      timedLogicFunctions.h
Timed Logic Classes          Timed Logic Classes          Timed Logic Classes
(Global Scope)               (Global Scope)               (Global Scope)
57
58 class dff_ar {
59     wire *D, *clk, *R, *Q;
60     int clkQDelay, rstQDelay;
61     int lastEvent; // last time output changed
62     char lastValue;
63
64 public:
65     dff_ar(wire& d, wire& c, wire& r, wire& q, int dc, int dr) :
66         D(&d), clk(&c), R(&r), Q(&q), clkQDelay(dc), rstQDelay(dr) {};
67     ~dff_ar();
68     void evl();
69 }
```



```
timedLogicUtilities.cpp      timedLogicUtilities.h      timedLogicFunctions.h
Timed Logic Classes          Timed Logic Classes          Timed Logic Classes
(Global Scope)               (Global Scope)               (Global Scope)
100
101 void dff_ar::evl() {
102
103     if (R->value == '1') {
104         Q->value = '0';
105         Q->eventTime = calculateEventTime(lastValue, Q->value,
106                                             R->eventTime, rstQDelay, lastEvent);
107     }
108     else if (clk->value == 'P') {
109         Q->value = D->value;
110         Q->eventTime = calculateEventTime(lastValue, Q->value,
111                                             clk->eventTime, clkQDelay, lastEvent);
112     }
113
114     Q->activityCount = D->activityCount + 2 +
115                         ((lastValue == Q->value) ? 0 : 3);
116
117 }
```

Logic & event (timing) parts

Activity part (power)

Gate Classes with Power and Timing Calculation

- wire type pointer-based logic classes (cont.)

- 1-bit full adder


Ref. [1] – Pointers to classes - P. 92-94

timedLogicFunctions.h timedLogicPrimitives.cpp timedLogicFunctions.cpp

```

120
121 void fullAdder::evl () {
122
123     // Via the FA pointers, read wire values that connect to
124     // the FA from outside, and assign them to FA Local wires
125     aL = *i1; bL = *i2; ciL = *i3;
126
127     // Evaluate gates in the proper order
128     xor1->evl();
129     and1->evl();
130     and2->evl();
131     or1->evl();
132     xor2->evl();
133
134     // Take calculated local wire values and assign the value
135     // to the outside wires via pointers of FA
136     *o1 = col; *o2 = sumL;
137 }

```



timedLogicFunctions.cpp timedLogicUtilities.cpp timedLogicFunctions.h timedLogicPrimitives.h

```

71 // Structures based on above primitives begin here
72
73 class fullAdder {
74     wire *i1, *i2, *i3, *o1, *o2;
75
76     // Declare necessary gate instances
77     xor *xor1;
78     xor *xor2;
79     and *and1;
80     and *and2;
81     or *or1;
82
83     // fulladder Local wires
84     wire aL, bl, ciL;
85     wire col, sumL;
86     wire axbL, abl, abcL;
87
88 public:
89     fullAdder(wire& a, wire& b, wire& ci, wire& co, wire& sum) :
90         i1(&a), i2(&b), i3(&ci), o1(&co), o2(&sum),
91         aL('X', 0), bl('X', 0), ciL('X', 0),
92         col('X', 0), sumL('X', 0),
93         axbL('X', 0), abl('X', 0), abcL('X', 0) {
94
95         // Associate ports of the gates with the Local FA wires
96         xor1 = new xor(aL, bl, axbL, 5); // 5 is gate delay
97         xor2 = new xor(axbL, ciL, sumL, 5);
98         and1 = new and(aL, bl, abl, 3);
99         and2 = new and(axbL, ciL, abcL, 3);
100        or1 = new or(abL, abcL, col, 3);
101    };
102    ~fullAdder();
103    void evl();
104
105 };

```

Full adder class definition declares gates and internal wires

Full adder constructor ties ports of the full adder to external wires, initialize internal wires, and then associate the ports of gates with the local wires

Destructors

It has evl() function that call gate classes in proper order

Gate Classes with Power and Timing Calculation

- wire type pointer-based logic classes (cont.)
 - Utility functions
 - For implementing this we need several utility functions for *inbit* and *outbit* to get time and value for wires

The screenshot shows a code editor with two files open:

- timedLogicUtilities.h**: Contains declarations for *inpBit* and *outBit* functions.
- timedLogicUtilities.cpp**: Contains implementations for *inpBit* and *outBit* functions, along with a *valtim* variable.

```
timedLogicUtilities.h
1 #include "timedLogicPrimitives.h"
2 #include "timedLogicFunctions.h"
3
4 void inpBit(string, wire&);
5 void outBit(string, wire);
```

```
timedLogicUtilities.cpp
1 #include "timedLogicUtilities.h"
2
3 void inpBit(string wireName, wire& valtim) {
4     char value;
5     int time;
6     cout << "Enter value followed by @ time for " << wireName << ": ";
7     cin >> value; cin >> time;
8     valtim.put(value, time);
9 }
10
11 void outBit(string wireName, wire valtim) {
12     char value;
13     int time;
14     valtim.get(value, time);
15     cout << wireName << ":" << value << "@" << time << "\n";
16 }
```

More Functions for Wires and Gates

Gate Classes with Power and Timing Calculation

- wire type pointer-based logic classes (cont.)
 - Serial adder

```
C:\WINDOWS\system32\cmd.exe
Enter value followed by @ time for FF Async Reset: 0 50
Carry output : 0 @ 261
Serial output: 1 @ 760
Feedback: 0 @ 1004

Continue?.1
Enter value followed by @ time for Serial input A: 0 550
Enter value followed by @ time for Serial input B: 0 1100
Enter value followed by @ time for FF Clock input: 0 1100
Enter value followed by @ time for FF Async Reset: 0 50
Carry output : 0 @ 261
Serial output: 0 @ 1110
Feedback: 0 @ 1004

Continue?.1
Enter value followed by @ time for Serial input A: 0 550
Enter value followed by @ time for Serial input B: 0 1100
Enter value followed by @ time for FF Clock input: P 1200
Enter value followed by @ time for FF Async Reset: 0 50
Carry output : 0 @ 261
Serial output: 0 @ 1110
Feedback: 0 @ 1204

Continue?.0
Activities: Sum: 101; Carry: 101; Feedback: 106
```

```
timedLogicUtilities.cpp      timedLogicUtilities.h      timedLogicFunctions.cpp
Timed Logic Classes          (Global Scope)          timedLogicFunctions.cpp

30
31 int main ()
32 {
33     wire A, B;
34     wire clk, rst, fb('X',0);
35     wire sum, carry;
36
37     fullAdder *FA = new fullAdder(A, B, fb, carry, sum);
38     dff_ar *FF = new dff_ar(carry, clk, rst, fb, 4, 6);
39
40     int ai=1;
41
42     do {
43         inpBit("Serial input A", A);
44         inpBit("Serial input B", B);
45         inpBit("FF Clock input", clk);
46         inpBit("FF Async Reset", rst);
47
48         FA->evl();
49
50         outBit("Carry output ", carry);
51         outBit("Serial output", sum);
52
53         FF->evl();
54
55         outBit("Feedback", fb);
56
57         cout << "\n" << "Continue? "; cin >> ai;
58     } while (ai>0);
59
60     cout << "Activities: Sum: " << sum.activity()
61       << "; Carry: " << carry.activity()
62       << "; Feedback: " << fb.activity() << '\n';
63
64 }
65
```

More Functions for Wires and Gates

Wire and Gate Vectors

- *wireV* type pointer-based logic classes
 - AND gate

The screenshot shows two files: `timedVectorLogicFunctions.cpp` and `timedVectorLogicUtilities.h`. The `timedVectorLogicFunctions.cpp` file contains the implementation of the `wireV` class, which is a pointer-based logic class. It includes methods for initializing the wire, putting values into it, getting values from it, and calculating activity. The `andV` class is also defined, which takes two `wireV` objects as inputs and performs an AND operation on them. The `timedVectorLogicUtilities.h` file contains declarations for these classes. A yellow callout box labeled "Main difference with wire" points to the `wireV` class definition.

```
timedVectorLogicFunctions.cpp      timedVectorLogicUtilities.h
133 class wireV {
134     public:
135         char* value;
136         int n; // Bits
137         int eventTime;
138         int activityCount = 0;
139     public:
140         wireV(string v, int d, int size);
141         wireV();
142         ~wireV();
143         void put(string a, int d);
144         void get(string& a, int& d);
145         int activity() { return activityCount; }
146     };
147
148
149 class andV {
150     wireV *i1, *i2, *o1;
151     int gateDelay, lastEvent;
152     char* lastValue;
153     public:
154         andV(wireV& a, wireV& b, wireV& w, int d) :
155             i1(&a), i2(&b), o1(&w), gateDelay(d) {
156             lastValue = new char[w.n+1];
157         };
158         ~andV();
159         void evl();
160     };
161
100 %
```

wireV has an *eventTime* and an *activityCount* for a group of wires. This model is not accurate since all individual wires are treated the same

The screenshot shows the `timedVectorLogicUtilities.cpp` file, which contains the implementation of the `wireV` and `andV` classes. The `wireV` class has methods for initializing the wire with a string, putting values into it, and getting values from it. The `andV` class has an *evl* method that performs an AND operation on its inputs. A yellow callout box labeled "Adding '\0' to make it compatible with the c++ predefined string class" points to the `\0` character in the `wireV` constructor. A pink callout box labeled "Since they are clusters, individual delay and power do not apply" points to the `andV` class definition.


```
timedVectorLogicUtilities.cpp      timedVectorLogicUtilities.h
156     wireV(string v, int d, int size) : eventTime(d), n(size) {
157         int i;
158         value = new char[n + 1];
159         v.resize(n, 'X');
160         for (i = 0; i < n; i++) { *(i + value) = v.at(i); }
161         *(n + value) = '\0';
162     }
163     void wireV::put(string a, int d){
164         int i;
165         eventTime = d;
166         a.resize(n, '0');
167         for (i = 0; i < n; i++) { *(i + value) = a.at(i); }
168     }
169     void wireV::get(string& a, int& d){
170         int i;
171         d = eventTime;
172         a.resize(n, '0');
173         for (i = 0; i < n; i++) { a.at(i) = *(i + value); }
174     }
175
176     void andV::evl() {
177         int i = 0;
178
179         while (i1->value[i] != '\0'){
180             if (((i1->value[i]) == '0') || ((i2->value[i]) == '0'))
181                 o1->value[i] = '0';
182             else if ((i1->value[i] == '1') && (i2->value[i] == '1'))
183                 o1->value[i] = '1';
184             else
185                 o1->value[i] = 'X';
186             i++;
187         }
188     }
189
190
100 %
```

Wire and Gate Vectors

- *wireV* type pointer-based logic classes (cont.)
 - Utility functions

Utility for individual wires

Utility for vector wires



The screenshot shows a code editor with two files open: `timedVectorLogicUtilities.cpp` and `timedVectorLogicPrimitives.h`. A yellow box highlights the header file `timedVectorLogicPrimitives.h`. The code in `timedVectorLogicPrimitives.h` contains four utility functions:

```
#include "timedVectorLogicUtilities.h"

void inpBit(string wireName, wire& valtim) {
    char value;
    int time;
    cout << "Enter value followed by @ time for " << wireName << ": ";
    cin >> value; cin >> time;
    valtim.put(value, time);
}

void outBit(string wireName, wire valtim) {
    char value;
    int time;
    valtim.get(value, time);
    cout << wireName << ":" << value << "@" << time << "\n";
}


void inpBit(string wireName, wireV& valtim) {
    string value;
    int time;
    cout << "Enter value followed by @ time for " << wireName << ": ";
    cin >> value; cin >> time;
    valtim.put(value, time);
}

void outBit(string wireName, wireV valtim) {
    string value;
    int time;
    valtim.get(value, time);
    cout << wireName << ":" << value << "@" << time << "\n";
}
```


- More Functions for Wires and Gates

Wire and Gate Vectors

- *wireV* type pointer-based logic classes (cont.)
 - Calling the gate functions in *main* as a testbench



```
C:\WINDOWS\system32\cmd.exe
Enter value followed by @ time for Wire a: 11001101 3
Enter value followed by @ time for Wire b: 10011110 5
Wire w AND result: 10001100 @ 0
Wire w OR result: 11011111 @ 0
Continue?
```



```
timedVectorLogicUtilities.cpp timedVectorLogicPrimitives.cpp*
Timed Vector Logic Classes (Global Scope) timedVectorLogicFunctions.cpp

64
65 int main ()
66 {
67     wireV aWV("10101111", 0, 8), bWV("00110000", 0, 8), cWV("00001111", 0, 8),
68     wWV("00001111", 0, 8), yWV("XXXX0000", 0, 8);
69
70     andV *AND = new andV(aWV, bWV, wWV, 0);
71     orV *OR = new orV(aWV, bWV, yWV, 0);
72
73     int ai;
74
75     do {
76         inpBit("Wire a", aWV);
77         inpBit("Wire b", bWV);
78
79         AND->evl();
80         OR->evl();
81
82         outBit("Wire w AND result", wWV);
83         outBit("Wire w OR result", yWV);
84
85         cout << "\n" << "Continue? "; cin >> ai;
86
87     } while (ai>0);
88
89
90 }
```

Object Oriented Logic Modeling

Procedural Lang. for Hardware Modeling

Types and Operators for Logic Modeling

+ Basic Logic Simulation

+ Enhanced Logic Simulation with Timing

+ More Functions for Wires and Gates

- Inheritance in Logic Structures

A generic gate definition

Gates to include timing

Building structures from objects

+ Hierarchical Modeling of Digital Components

Summary

Inheritance in Logic Structures

A generic gate definition

Inheritance-based logic classes

Ref. [1] – Inheritance between classes - P. 101-106

Accessible by gate classes that are inherited from gates

Different constructors for 2-input and 1-input gates and no initialization

External member functions:

- `evl()` is needed for each gate. Each gate instance use its own `evl()` function. Wires have access function to `activityCount`
- Timing activity functions for 2 and 1 input gates

Inheritance allows to create classes which are derived from other classes, so that they include some of its "parent's" members, plus its own

The screenshot shows a code editor with two tabs: 'inheritedLogicClassesFunctions.cpp' and 'inheritedLogicClassesPrimitives.h'. The code is organized into several classes derived from a base class 'gates'. The 'gates' class has protected members for inputs (*i1, *i2, *o1), output (*w), gate delay (gateDelay), last event (lastEvent), and last value (lastValue). It includes three constructors: one for 2-input gates (gates(wire& a, wire& b, wire& w, int d)) and two for 1-input gates (gates(wire& a, wire& w, int d)). The class also contains private member functions for evaluation (evl) and timing activities (timingActivity2, timingActivity1). Subsequent classes inherit from 'gates': 'and' (with constructor and(evil)), 'or' (with constructor or(evil)), and 'not' (with constructor not(evil)). The 'not' class includes a note about its evl() function not existing because it depends on the base class's evl().

```
inheritedLogicClassesFunctions.cpp  inheritedLogicClassesPrimitives.h
Logic Class Inheritance
fullAdder

16 class gates {
17     protected:
18         wire *i1, *i2, *o1;
19         int gateDelay, lastEvent;
20         char lastValue;
21     public:
22         gates(wire& a, wire& w, int d) :
23             i1(&a), o1(&w), gateDelay(d) {}
24         gates(wire& a, wire& b, wire& w, int d) :
25             i1(&a), i2(&b), o1(&w), gateDelay(d) {}
26         gates();
27         ~gates(){}
28         void evl();
29         void timingActivity2();
30         void timingActivity1();
31     };
32
33 class and: public gates {
34     public:
35         and(wire& a, wire& b, wire& w, int d) : gates(a, b, w, d) {}
36         ~and();
37         void evl();
38     };
39
40 class or: public gates {
41     public:
42         or(wire& a, wire& b, wire& w, int d) : gates(a, b, w, d) {}
43         ~or();
44         void evl();
45     };
46
47 class not: public gates {
48     public:
49         not(wire& a, wire& w, int d) : gates(a, w, d) {}
50         ~not();
51         // void evl() does not exist, will use gates::evl()
52     };
53 }
```

InheritedLogicClassPrimitives.h

All gates are inherited from the `gates` class

An inherited class that does not have its own `evl()` can depend on the base class

A generic gate definition

- Inheritance-based logic classes
(cont.)

The screenshot shows a code editor with two tabs: `inheritedLogicClassesFunctions.cpp` and `InheritedLogicClassPrimitives.cpp`. A yellow box highlights the tab for `InheritedLogicClassPrimitives.cpp`. The code in `InheritedLogicClassPrimitives.cpp` defines a base class `gates` with methods `evl()` and `timingActivity1()`, and a derived class `xor` that inherits from `gates`. The `xor` class has its own implementation of `evl()` and `timingActivity1()`, and also overrides the `calculateEventTime()` method from the base class.

```
#define MAX(a,b) ((a>b)?a:b)

int calculateEventTime(char lastValue, char newValue,
    int in1LastEvent, int in2LastEvent, int gateDelay, int lastEvent){

    if (lastValue == newValue)
        return lastEvent;
    else
        return gateDelay + MAX (in1LastEvent, in2LastEvent);
}

int calculateEventTime(char lastValue, char newValue,
    int in1LastEvent, int gateDelay, int lastEvent){ ... }

void gates::evl() { // inverts its input 1

    if (i1->value == '0')
        o1->value = '1';
    else if (i1->value == '1')
        o1->value = '0';
    else
        o1->value = 'X';

    gates::timingActivity1();
}

void gates::timingActivity2() {

    o1->eventTime = calculateEventTime(lastValue, o1->value,
        i1->eventTime, i2->eventTime, gateDelay, lastEvent);

    o1->activityCount = i1->activityCount + i2->activityCount +
        ((lastValue == o1->value) ? 0 : 1);

    lastEvent = o1->eventTime;
    lastValue = o1->value;
}

void gates::timingActivity1(){ ... }
```

Gates to include timing

- Inheritance-based logic classes (cont.)

- AND gate
- OR gate
- NOT gate
- XOR gate

The screenshot shows a code editor with two tabs: `inheritedLogicClassesFunctions.cpp` and `InheritedLogicClassPrimitives.cpp`. The `InheritedLogicClassPrimitives.cpp` tab is active, displaying the following code:

```
inheritedLogicClassesFunctions.cpp      InheritedLogicClassPrimitives.cpp
Logic Class Inheritance               -> dff_ar
57 void and::evl() {
58
59     if ((i1->value == '0') || (i2->value == '0'))
60         o1->value = '0';
61     else if ((i1->value == '1') && (i2->value == '1'))
62         o1->value = '1';
63     else
64         o1->value = 'X';
65
66     gates::timingActivity2();
67 }
68
69 void or::evl() { ... }
70
71 /*void not::evl () { // uses gates::evl(); }*/
72
73 void xor::evl () {
74
75     if ((i1->value == 'X') || (i2->value == 'X') ||
76         (i1->value == 'Z') || (i2->value == 'Z'))
77         o1->value = 'X';
78     else if (i1->value==i2->value)
79         o1->value='0';
80     else
81         o1->value='1';
82
83     gates::timingActivity2();
84 }
```


Two callout boxes highlight specific parts of the code:

- A yellow callout box points to the `and::evl()` and `xor::evl()` methods, containing the text: "Calculate output value and call timing activity at gates".
- A yellow callout box points to the commented-out `not::evl()` line, containing the text: "No evl() for not to use that of gates".


Inheritance in Logic Structures

Building Structures from Objects

1-bit full adder



```
inheritedLogicClassesFunctions.cpp inheritedLogicClassPrimitives.h
Logic Class Inheritance
Logic Class Inheritance
xor
inheritedLogicClassPrimitives.cpp
116
117 void fullAdder::evl () {
118
119     // Via the FA pointers, read wire values that connect to
120     // the FA from outside, and assign them to FA Local wires
121     aL = *i1; bL = *i2; ciL = *i3;
122     and1->timingActivity1();
123
124     // Evaluate gates in the proper order
125     xor1->evl();
126     and1->evl();
127     and2->evl();
128     or1->evl();
129     xor2->evl();
130
131     // Take calculated local wire values and assign the values
132     // to the outside wires via pointers of FA
133     *o1 = coL; *o2 = sumL;
134
135 }
```



```
inheritedLogicClassesFunctions.cpp inheritedLogicClassPrimitives.h
Logic Class Inheritance
Logic Class Inheritance
(in Global Scope)
inheritedLogicClassPrimitives.h
76 class fullAdder {
77     wire *i1, *i2, *i3, *o1, *o2;
78
79     // Declare necessary gate instances
80     xor *xor1;
81     xor *xor2;
82     and *and1;
83     and *and2;
84     or *or1;
85
86     // fulladder Local wires
87     wire aL, bl, ciL;
88     wire coL, sumL;
89     wire axbL, abL, abcL;
90
91 public:
92     fullAdder(wire& a, wire& b, wire& ci, wire& co, wire& sum) :
93         i1(&a), i2(&b), i3(&ci), o1(&co), o2(&sum),
94         aL('X', 0), bl('X', 0), ciL('X', 0),
95         coL('X', 0), sumL('X', 0),
96         axbL('X', 0), abL('X', 0), abcL('X', 0) {
97
98         // Associate ports of the gates with the Local FA wires
99         xor1 = new xor(aL, bl, axbL, 5); // 5 is gate delay
100        xor2 = new xor(axbL, ciL, sumL, 5);
101        and1 = new and(aL, bl, abL, 3);
102        and2 = new and(axbL, ciL, abcL, 3);
103        or1 = new or(abL, abcL, coL, 3);
104    };
105    ~fullAdder();
106    void evl();
107};
```

Full adder class definition declares gates and internal wires

Full adder constructor ties ports of the full adder to external wires, initialize internal wires, and then associate the ports of gates with the local wires

Full adder uses inherited gates

Destructors

It has `evl()` function that call gate classes in proper order

Object Oriented Logic Modeling

Procedural Lang. for Hardware Modeling

Types and Operators for Logic Modeling

+ Basic Logic Simulation

+ Enhanced Logic Simulation with Timing

+ More Functions for Wires and Gates

+ Inheritance in Logic Structures

- Hierarchical Modeling of Digital Components

Wire functionalities

Gate functionalities


Polymorphic gate base

Flip flop description hierarchies

Summary

Wire Functionality

Logic Testability Analysis



Wire Functionality

- wire class has wire identifier and static number of wires

Ref. [1] – Static members - P. 98-99

Only a copy of it is generated for every instance of wire

Any new wire increments number of wires

```
polymorphismLogicClassesFunctions.h
Logic Class Polymorphism
(Glob)
PolymorphismLogicClassesPrimitives.h

2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22

class wire {
protected:
    static int numberOfWires;
public:
    char value;
    int eventTime;
    int activityCount = 0;
    float controlability = 0.5;
public:
    int wireIdentifier;
    wire(char c, int d) : value(c), eventTime(d) {
        wireIdentifier = numberOfWires;
        numberOfWires++;
    }
    wire();
    void put(char a, int d) { value = a; eventTime = d; }
    void get(char& a, int& d) { a = value; d = eventTime; }
    int activity() { return activityCount; }
};
```

Gate Functionality


- A class that declares or inherits a virtual function is called a polymorphic class

Ref. [1] –
Polymorphism-
P. 107-109

Gates constructor assigns an id
and increments the gate count

Overloading Constructor

Virtual member functions



```
polymorphismLogicClassesFunctions.h
Logic Class Polymorphism (Global)
22
23 class gates {
24     protected:
25         wire *i1, *i2, *o1;
26         int gateDelay, lastEvent;
27         char lastValue;
28
29     void timingActivity2();
30     void timingActivity1();
31     static int numberOfGates;
32
33     public:
34         int gateIdentifier;
35         float outputControlability = 1.0;
36         gates(wire& a, wire& w, int d) :
37             i1(&a), o1(&w), gateDelay(d) {
38             gateIdentifier = numberOfGates;
39             numberOfGates++;
40         }
41         gates(wire& a, wire& b, wire& w, int d) :
42             i1(&a), i2(&b), o1(&w), gateDelay(d) {
43             gateIdentifier = numberOfGates;
44             numberOfGates++;
45         }
46         gates(){}
47         ~gates(){}
48         virtual void evl();
49         virtual void prob(){}
50     };
100 %
```

PolymorphismLogicClassesPrimitives.h

Virtual can be overwritten by
classes that inherit from it. If not
overwritten, the same evl() of gates
will be used for an inherited class

Gate Functionality (cont.)

Static initialization
must be done

Like a one input buffer

Timing activity functions
for 2 and 1 input gates

Static initialization
must be done

PolymorphismLogicClassesPrimitives.cpp

```
polymorphismLogicClassesPrimitives.h
logic Class Polymorphism
{
    int wire::numberOfWires = 1;
    void gates::evl() { // puts input 1 on output
        o1->value = i1->value;
        gates::timingActivity1();
    }
    void gates::timingActivity2() {
        o1->eventTime = calculateEventTime(lastValue, o1->value,
                                             i1->eventTime, i2->eventTime, gateDelay, lastEvent);
        o1->activityCount = i1->activityCount + i2->activityCount +
            ((lastValue == o1->value) ? 0 : 1);
        lastEvent = o1->eventTime;
        lastValue = o1->value;
    }
    void gates::timingActivity1() {
        o1->eventTime = calculateEventTime(lastValue, o1->value,
                                             i1->eventTime, gateDelay, lastEvent);
        o1->activityCount = i1->activityCount + ((lastValue == o1->value)?0:1);
        lastEvent = o1->eventTime;
        lastValue = o1->value;
    }
    int gates::numberOfGates=1;
    float getProb(gates* GATE){
        return GATE->outputControlability;
    }
    void and::evl() {
        if ((i1->value == '0') || (i2->value == '0'))
    }
}
```

Polymorphic Gate Base

- The logic components are inherited from the *gates* class

PolymorphismLogicClassesPrimitives.h

```
53 class and: public gates {
54 public:
55     and(wire& a, wire& b, wire& w, int d) : gates(a, b, w, d) {}
56     ~and();
57     void evl();
58     void prob();
59 };
60
61 class or: public gates {
62 public:
63     or(wire& a, wire& b, wire& w, int d) : gates(a, b, w, d) {}
64     ~or();
65     void evl();
66     void prob();
67 };
68
69 class not: public gates {
70 public:
71     not(wire& a, wire& w, int d) : gates(a, w, d) {}
72     ~not();
73     void evl();
74     void prob();
75 };
76
77 class xor: public gates {
78 public:
79     xor(wire& a, wire& b, wire& w, int d) : gates(a, b, w, d) {}
80     ~xor();
81     void evl();
82     void prob();
83 };
```

uses the constructor
of the *gates* class

declares member functions to overwrite
evl() and *prob()* of the *gates* class

PolymorphismLogicClassesPrimitives.cpp

```
56
57 void and::evl() {
58
59     if ((i1->value == '0') || (i2->value == '0'))
60         o1->value = '0';
61     else if ((i1->value == '1') && (i2->value == '1'))
62         o1->value = '1';
63     else
64         o1->value = 'X';
65
66     gates::timingActivity2();
67 }
68 void and::prob() {
69     outputControlability = i1->controlability * i2->controlability;
70     o1->controlability = outputControlability;
71 }
72
73 void or::evl() { ... }
74 void or::prob() { ... }
75
76 void not::evl() { ... }
77 void not::prob() { ... }
78
79 void xor::evl () { ... }
80 void xor::prob() { ... }
81
82 void xor::evl () { ... }
83 void xor::prob() { ... }
```

Overwriting the virtual
functions of the *gates* class

Polymorphic Gate Base (cont.)

- Overloading `evl()` function

```
57 float evl(gates* GATE){  
58     GATE->evl();  
59     return GATE->outputControlability;  
60 }
```


PolymorphismLogicClassesPrimitives.cpp

Polymorphic Gate Base (cont.)

- Calling inheritance-based logic functions in *main* as a testbench

Pointers to base class (gates)

Calling the overloaded
evl() function



The screenshot shows a code editor window with two tabs: "polymorphismLogic...ssesPrimitives.cpp" and "PolymorphismLogicClassesFunctions.cpp". The "PolymorphismLogicClassesFunctions.cpp" tab is active, displaying the following code:

```
polymorphismLogic...ssesPrimitives.cpp
Logic Class Polymorphism
int main()
{
    wire a('0', 3), b('1', 5), c('X', 0);
    wire v('0', 3), w('0', 3), y('1', 5);

    gates *NOT = new not(y, w, 5);
    gates *AND = new and(a, b, v, 7);
    gates *OR1 = new or(v, c, y, 6);

    AND->prob();
    OR1->prob();
    NOT->prob();

    int ai; int time = 0;

    do {
        inpBit("Wire a", a, time);
        inpBit("Wire b", b, time);
        inpBit("Wire c", c, time);

        cout << evl(AND) << " :AND\n";
        cout << evl(OR1) << " :OR1\n";
        cout << evl(NOT) << " :NOT\n";

        outBit("AOI output: ", w);
        cout << "AOI output activity count: " << w.activity() << '\n';

        time += 17;
        cout << "\n" << "Continue? "; cin >> ai; cout << "\n";
    } while (ai>0);
}

/*
int main()
{
```

A yellow callout box points from the text "Pointers to base class (gates)" to the line "gates *NOT = new not(y, w, 5);". A blue callout box points from the text "Calling the overloaded evl() function" to the line "cout << evl(AND) << " :AND\n";".

Flip Flop Description Hierarchies

- A **pure virtual function** is a virtual function for which we don't have implementation, we only declare it. It is declared by assigning 0 in the declaration
- An **abstract class** is a class which have at least one pure virtual function

Ref. [1] – Abstract
base classes -
P. 109-112

Abstract class


PolymorphismLogicClassesPrimitives.h

```
polymorphismLogicClassesPrimitives.h* -> X
Logic Class Polymorphism
84
85 class flipflop {
86 protected:
87     wire *D, *clk, *rst, *cen, *Q;
88     int clkQDelay;
89     int rstQDelay;
90     int lastEvent; // last time output changed
91     char lastValue;
92     bool containsReset = false;
93     float clockControlability = 0.5;
94     static int numberOfflipflops;
95 public:
96     int flipflopIdentifier;
97     float outputControlability = 1.0;
98     flipflop(wire& d, wire& c, wire& q, int dC) :
99         D(&d), clk(&c), Q(&q), clkQDelay(dC) {
100         flipflopIdentifier = numberOfflipflops;
101         numberOfflipflops++;
102     };
103     ~flipflop(){}
104     virtual void eval() = 0;
105     virtual void prob() = 0;
106     virtual void init(float, char) = 0;
107 };
108 
```

Pure virtual functions

Flip Flop Description Hierarchies

- DFF class
 - is inherited from *flipflop* class



First level derivation

```
polymorphismLogicClassesPrimitives.h
Logic Class Polymorphism
109 class DFF : public flipflop {
110 public:
111     DFF(wire& d, wire& c, wire& q, int dc) : flipflop(d, c, q, dc)
112     { containsReset = false; }
113     ~DFF(){}
114     virtual void eval();
115     virtual void prob();
116     virtual void init(float, char);
117 };
```

PolymorphismLogicClassesPrimitives.cpp

```
polymorphismLogicClassesPrimitives.h*
Logic Class Polymorphism
125 int flipflop::numberOfFlipflops = 1;
126
127 void DFF::eval() {
128     char valueToLoad = '0';
129
130     if (!containsReset) valueToLoad = D->value;
131     else valueToLoad = (rst->value == '1') ? '0' : D->value;
132
133     if (clk->value == 'P') {
134         Q->value = valueToLoad;
135         Q->eventTime = calculateEventTime(lastValue, Q->value,
136                                         clk->eventTime, clkQDelay, lastEvent);
137     }
138
139     Q->eventTime = calculateEventTime(lastValue, Q->value,
140                                     clk->eventTime, clkQDelay, lastEvent);
141
142     Q->activityCount = (D->activityCount + clk->activityCount) * 2 +
143                         ((lastValue == Q->value) ? 0 : 3);
144
145     lastEvent = Q->eventTime;
146     lastValue = Q->value;
147 }
148
149 void DFF::prob(){
150     outputControlability = D->controlability * clockControlability;
151     Q->controlability = outputControlability;
152 }
153
154 void DFF::init(float clkCon, char iniOut) {
155     clockControlability = clkCon; Q->value = iniOut;
156 }
```

Flip Flop Description Hierarchies

- DFF with Synchronous Reset (*DFFsR*) class
 - is inherited from *DFF* class
- DFF with Synchronous Reset and Enable (*DFFsRE*) class
 - is inherited from *DFFsR* class

PolymorphismLogicClassesPrimitives.h

```

120 class DFFsR : public DFF {
121     public:
122         DFFsR(wire& d, wire& c, wire& r, wire& q, int dc, int dr) : DFF(d, c, q, dc) {
123             containsReset = true;
124             rst = &r;
125             rstQDelay = dr;
126         };
127         ~DFFsR(){}
128         virtual void prob();
129     };
130     class DFFsRE : public DFFsR {
131         public:
132             DFFsRE(wire& d, wire& c, wire& r, wire& e,
133                     wire& q, int dc, int dr) : DFFsR(d, c, r, q, dc, dr) {
134                 cen = &e;
135             };
136             ~DFFsRE(){}
137             virtual void evl();
138         };
139     };
140 };

```

PolymorphismLogicClassesPrimitives.cpp

```

155 void DFFsR::prob(){
156     outputControlability = (D->controlability + rst->controlability -
157     D->controlability * rst->controlability ) *
158     clockControlability;
159     Q->controlability = outputControlability;
160 }
161
162 void DFFsRE::evl() {
163     if (en->value == '1') DFFsR::evl();
164 }
165


```

Annotations:

- Second level derivation**: Points to the *DFFsR* class definition.
- No evl()**, so uses the one of DFF: Points to the *DFFsRE* constructor which calls the base class's *evl()* method.
- Third level derivation**: Points to the *DFFsRE* class definition.
- Extra arguments will be handled by flipflop**: Points to the additional arguments in the *DFFsRE* constructor.
- DFFsRE calls DFFsR when value is one**: Points to the *DFFsRE::evl()* method call to *DFFsR::evl()*.

Flip Flop Description Hierarchies

Utility Functions



The screenshot shows a code editor window with a yellow box highlighting the file name. The file contains several utility functions for managing flip flop descriptions.

```
polymorphismLogic...ssesPrimitives.cpp [poly]
Logic Class Polymorphism (G)
PolymorphismLogicClassesPrimitives.cpp

3 void inpBit(string wireName, wire& valtim) {
4     char value;
5     int time;
6     cout << "Enter value followed by @ time for " << wireName << ": ";
7     cin >> value; cin >> time;
8     valtim.put(value, time);
9 }
10
11 void inpBit(string wireName, wire& valtim, int time) {
12     char value;
13     cout << "For @ time " << time << ", enter logic value for " << wireName << ": ";
14     cin >> value;
15     valtim.put(value, time);
16 }
17
18 void outBit(string wireName, wire valtim) {
19     char value;
20     int time;
21     valtim.get(value, time);
22     cout << wireName << ":" << value << " @ " << time << "\n";
23 }
24
25 void inpBit(string wireName, wireV& valtim) {
26     string value;
27     int time;
28     cout << "Enter value followed by @ time for " << wireName << ": ";
29     cin >> value; cin >> time;
30     valtim.put(value, time);
31 }
32
33 void outBit(string wireName, wireV valtim) {
34     string value;
35     int time;
36     valtim.get(value, time);
37     cout << wireName << ":" << value << " @ " << time << "\n";
38 }
39 
```

Flip Flop Description Hierarchies

PolymorphismLogicClassesFunctions.cpp

```

polymorphismLogicClassesUtilities.cpp
Logic Class Polymorphism

3 int main()
4 {
5     wire a('0', 3), b('1', 5), c('X', 0), clk('X', 0), rst('X', 0),
6         en('X', 0),
7         Q1('X', 0), Q2('X', 0), Q3('X', 0);
8     wire v('0', 3), w('0', 3), y('1', 5);
9
10    flipflop *FF1 = new DFF(a, clk, Q1, 401);
11    flipflop *FF2 = new DFFsR(a, clk, rst, Q2, 502, 6);
12    flipflop *FF3 = new DFFsRE(a, clk, rst, en, Q3, 603, 7);
13    FF1->init(float(0.37), '1');
14    FF2->init(float(0.37), '1');
15    FF3->init(float(0.37), '1');
16
17    gates *NOT = new not(y, w, 5);
18    gates *AND = new and(a, b, v, 7);
19    gates *OR1 = new or(v, c, y, 6);
20
21    AND->prob();
22    OR1->prob();
23    NOT->prob();
24    FF1->prob();
25    FF2->prob();
26    FF3->prob();
27
28    cout << "AND gate Id: " << AND->gateIdentifier << '\n';
29    cout << "OR1 gate Id: " << OR1->gateIdentifier << '\n';
30    cout << "NOT gate Id: " << NOT->gateIdentifier << "\n\n";
31
32    cout << "DFF2 output 1-probability: " << FF2->outputControlability << '\n';
33    cout << "DFF3 output 1-probability: " << FF3->outputControlability << "\n\n";
34
35    cout << "AOI output 1-probability: " << getProb(NOT) << '\n';
36    cout << "DFF1 output 1-probability: " << FF1->outputControlability << '\n';
37    cout << "DFF2 output 1-probability: " << FF2->outputControlability << '\n';
38    cout << "DFF3 output 1-probability: " << FF3->outputControlability << "\n\n";
39

```

PolymorphismLogicClassesFunctions.cpp

```

polymorphismLogicClassesUtilities.cpp
Logic Class Polymorphism

39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75

```

int ai; int time = 0;

do {

inpBit("Wire a", a, time);
 inpBit("Wire b", b, time);
 inpBit("Wire c", c, time);
 inpBit("Clock input", clk, time);
 inpBit("Reset input", rst, time);
 inpBit("Enable input", en, time);

AND->evl();
 OR1->evl();
 NOT->evl();
 FF1->evl();
 FF2->evl();
 FF3->evl();

outBit("AOI output: ", w);
 outBit("DFF1 output: ", Q1);
 outBit("DFF2 output: ", Q2);
 outBit("DFF3 output: ", Q3);

cout << "AOI output activity count: " << w.activity() << '\n';
 cout << "DFF1 output activity count: " << Q1.activity() << '\n';
 cout << "DFF2 output activity count: " << Q2.activity() << '\n';
 cout << "DFF3 output activity count: " << Q3.activity() << "\n\n";

time += 17;
 cout << "\n" << "Continue? "; cin >> ai; cout << "\n";

} while (ai>0);

/*
int main()
{
 wire aW('0', 3), bW('1', 5), ciW('X', 0), coWF('X', 0)

ted Logic Modeling

main as a
testbench

Summary

- Procedural Languages for Hardware Modeling
- Types and Operators for Logic Modeling
- Basic Logic Simulation
- Enhanced logic simulation with timing
- More Functions for Wires and Gates
- Inheritance in Logic Structures
- Hierarchical Modeling of Digital Components

References

- [1] J. Soulie, C++ Language Tutorial, 2007.
- [2] B. W. Kernighan, D. Ritchie, and D. M. Ritchie, The C Programming Language, 2 Edition, Prentice Hall PTR, 1988.
- [3] B. Stroustrup, The C++ Programming Language, 3 Edition, Addison-Wesley, 1997.

Copyright and Acknowledgment

- © 2015, Zainalabedin Navabi, System-Level Design and Modeling: ESL Using C/C++, SystemC and TLM-2.0, ISBN-13: 978-1441986740, ISBN-10: 144198674X
- Slides prepared by Hanieh Hashemi, ECE graduate student
- Slides updated by Nooshin Nosrati, ECE Ph.D. student