# 1. Description


## 1.1. Project

Project Name	FSM
Board Name	custom
Generated with:	STM32CubeMX 5.0.0
Date	12/06/2018

## 1.2. MCU

MCU Series	STM32F0
MCU Line	STM32F0x2
MCU name	STM32F042K6Tx
MCU Package	LQFP32
MCU Pin number	32

# 2. Pinout Configuration




# 3. Pins Configuration

Pin Number LQFP32	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
1	VDD	Power		
2	PF0-OSC_IN	I/O	RCC_OSC_IN	OSC_IN
3	PF1-OSC_OUT	I/O	RCC_OSC_OUT	OSC_OUT
4	NRST	Reset		
5	VDDA	Power		
6	PA0	I/O	TIM2_CH1	PRIMARY_APPS_A
7	PA1	I/O	TIM2_CH2	PRIMARY_APPS_B
8	PA2 *	I/O	GPIO_Input	PRIMARY_APPS_Z
9	PA3 *	I/O	GPIO_Input	PRIMARY_APPS_ALARM
10	PA4 *	I/O	GPIO_Input	BSPD_BRAKE_THRES
11	PA5	I/O	ADC_IN5	STEERING_ANGLE_IN
12	PA6	I/O	TIM16_CH1	FR_WHEEL_SPEED_IN
13	PA7	I/O	TIM17_CH1	FL_WHEEL_SPEED_IN
16	VSS	Power		
17	VDDIO2	Power		
18	PA8 *	I/O	GPIO_Output	STATUS_R
19	PA9 *	I/O	GPIO_Output	STATUS_G
20	PA10 *	I/O	GPIO_Output	STATUS_B
21	PA11	I/O	CAN_RX	
22	PA12	I/O	CAN_TX	
23	PA13	I/O	SYS_SWDIO	SWDIO
24	PA14	I/O	SYS_SWCLK	SWCLK
27	PB4	I/O	TIM3_CH1	SECONDARY_APPS_A
28	PB5	I/O	TIM3_CH2	SECONDARY_APPS_B
29	PB6 *	I/O	GPIO_Input	SECONDARY_APPS_Z
30	PB7 *	I/O	GPIO_Input	SECONDARY_APPS_ALAR M
32	VSSA	Power		

<sup>\*</sup> The pin is affected with an I/O function

# 4. Clock Tree Configuration



Page 4

# 5. Software Project

## 5.1. Project Settings

Name	Value
Project Name	FSM
Project Folder	C:\Users\thekenu\UBC Formula Electric\Consolidated-Firmware\src\FSM
Toolchain / IDE	MDK-ARM V5
Firmware Package Name and Version	STM32Cube FW_F0 V1.9.0

## 5.2. Code Generation Settings

Name	Value
STM32Cube Firmware Library Package	Copy only the necessary library files
Generate peripheral initialization as a pair of '.c/.h' files	No
Backup previously generated files when re-generating	No
Delete previously generated files when not re-generated	Yes
Set all free pins as analog (to optimize the power	No
consumption)	

# 6. Power Consumption Calculator report

#### 6.1. Microcontroller Selection

Series	STM32F0
Line	STM32F0x2
мси	STM32F042K6Tx
Datasheet	025832_Rev5

#### 6.2. Parameter Selection

Temperature	25
11/100	3.6

# 7. IPs and Middleware Configuration 7.1. ADC

mode: IN5

mode: Vrefint Channel 7.1.1. Parameter Settings:

#### ADC\_Settings:

Clock Prescaler Asynchronous clock mode
Resolution ADC 12-bit resolution
Data Alignment Right alignment

Scan Conversion Mode Forward

Continuous Conversion Mode Disabled

Discontinuous Conversion Mode Disabled

DMA Continuous Requests Enabled \*

End Of Conversion Selection End of single conversion

Overrun behaviour Overrun data preserved

Low Power Auto Wait Disabled
Low Power Auto Power Off Disabled

ADC\_Regular\_ConversionMode:

Sampling Time 71.5 Cycles \*

External Trigger Conversion Source

Timer 1 Trigger Out event \*

External Trigger Conversion Edge

Trigger detection on the rising edge

WatchDog:

Enable Analog WatchDog Mode false

#### 7.2. CAN

mode: Mode

#### 7.2.1. Parameter Settings:

#### **Bit Timings Parameters:**

Prescaler (for Time Quantum) 6 \*

Time Quantum 125.0 \*

Time Quanta in Bit Segment 1 13 Times \*

Time Quanta in Bit Segment 2 2 Times \*

ReSynchronization Jump Width 4 Times \*

**Basic Parameters:** 

Time Triggered Communication Mode

Automatic Bus-Off Management

Automatic Wake-Up Mode

No-Automatic Retransmission

Enable \*

Receive Fifo Locked Mode

Transmit Fifo Priority

Disable

Enable \*

**Advanced Parameters:** 

Operating Mode Normal

#### 7.3. IWDG

mode: Activated

7.3.1. Parameter Settings:

#### **Watchdog Clocking:**

IWDG counter clock prescaler 4
IWDG window value 4095

IWDG down-counter reload value LSI\_FREQUENCY / IWDG\_PRESCALER /

IWDG\_RESET\_FREQUENCY \*

#### 7.4. RCC

High Speed Clock (HSE): Crystal/Ceramic Resonator

#### 7.4.1. Parameter Settings:

#### **System Parameters:**

VDD voltage (V) 3.3
Prefetch Buffer Enabled

Flash Latency(WS) 1 WS (2 CPU cycle)

#### **RCC Parameters:**

HSI14 Calibration Value 16
HSE Startup Timout Value (ms) 100
LSE Startup Timout Value (ms) 5000

#### 7.5. SYS

mode: Debug Serial Wire Timebase Source: SysTick

#### 7.6. TIM1

Clock Source: Internal Clock

7.6.1. Parameter Settings:

**Counter Settings:** 

Prescaler (PSC - 16 bits value) TIM1\_PRESCALER

Counter Mode Up

Counter Period (AutoReload Register - 16 bits value ) (APB1\_TIMER\_CLOCK / ( (TIM1\_PRESCALER + 1) \*

(TIM1\_REPETITION + 1) \* TIM1\_CLK\_DIVISION \*

ADC\_TRIGGER\_FREQUENCY))-1\*

Internal Clock Division (CKD)

No Division

Repetition Counter (RCR - 8 bits value) TIM1\_REPETITION

auto-reload preload Disable

**Trigger Output (TRGO) Parameters:** 

Master/Slave Mode (MSM bit)

Disable (Trigger input effect not delayed)

Trigger Event Selection Update Event \*

#### 7.7. TIM2

**Combined Channels: Encoder Mode** 

7.7.1. Parameter Settings:

^		O 441	
	ntar	Settin	ue.
oou	IILEI	Jelli	us.

Prescaler (PSC - 16 bits value) 0

Counter Mode Up

Counter Period (AutoReload Register - 32 bits value) 65535 \*

Internal Clock Division (CKD) No Division auto-reload preload Disable

**Trigger Output (TRGO) Parameters:** 

Master/Slave Mode (MSM bit)

Disable (Trigger input effect not delayed)

Trigger Event Selection Reset (UG bit from TIMx\_EGR)

Encoder:

Encoder Mode TI1 and TI2 \*

\_\_\_\_ Parameters for Channel 1 \_\_\_\_

Polarity Rising Edge

IC Selection	Direct
Prescaler Division Ratio	No division
Input Filter	0
Parameters for Channel 2	
Polarity	Rising Edge
IC Selection	Direct
Prescaler Division Ratio	No division
Input Filter	0
7.8. TIM3	
<b>Combined Channels: Encoder Mod</b>	de
7.8.1. Parameter Settings:	
J	
Counter Settings:	
Prescaler (PSC - 16 bits value)	0
Counter Mode	Up
Counter Period (AutoReload Register - 16 bits value )	65535 *
Internal Clock Division (CKD)	No Division
auto-reload preload	Disable
Trigger Output (TRGO) Parameters:	
Master/Slave Mode (MSM bit)	Disable (Trigger input effect not delayed)
Trigger Event Selection	Reset (UG bit from TIMx_EGR)
Encoder:	
Encoder Mode	Encoder Mode TI1 and TI2 *
Parameters for Channel 1	
Polarity	Rising Edge
IC Selection	Direct
Prescaler Division Ratio	No division
Input Filter	0
Parameters for Channel 2	
Polarity	Rising Edge
IC Selection	Direct
Prescaler Division Ratio	No division
Input Filter	0

## 7.9. TIM14

mode: Activated

#### 7.9.1. Parameter Settings:

**Counter Settings:** 

Prescaler (PSC - 16 bits value) TIM14\_PRESCALER \*

Counter Mode Up

Counter Period (AutoReload Register - 16 bits value ) (APB1\_TIMER\_CLOCK / ( (TIM14\_PRESCALER + 1) \*

TIM14\_CLK\_DIVISION \* CONTROL\_LOOP\_FREQUENCY) ) - 1

\*

Internal Clock Division (CKD)

No Division

auto-reload preload

Disable

#### 7.10. TIM16

mode: Activated

**Channel1: Input Capture direct mode** 

7.10.1. Parameter Settings:

#### **Counter Settings:**

Prescaler (PSC - 16 bits value) WHEEL\_SPEED\_TIMER\_PRESCALER \*

Counter Mode Up

Counter Period (AutoReload Register - 16 bits value ) 65535 \*

Internal Clock Division (CKD) No Division

Repetition Counter (RCR - 8 bits value) 0

auto-reload preload Disable

**Input Capture Channel 1:** 

Polarity Selection Rising Edge
IC Selection Direct
Prescaler Division Ratio No division

Input Filter (4 bits value) 0

#### 7.11. TIM17

mode: Activated

**Channel1: Input Capture direct mode** 

7.11.1. Parameter Settings:

**Counter Settings:** 

Prescaler (PSC - 16 bits value) WHEEL\_SPEED\_TIMER\_PRESCALER \*

Counter Mode Up

Counter Period (AutoReload Register - 16 bits value ) 65535 \*
Internal Clock Division (CKD) No Division

Repetition Counter (RCR - 8 bits value) 0

auto-reload preload Disable

**Input Capture Channel 1:** 

Polarity Selection Rising Edge
IC Selection Direct
Prescaler Division Ratio No division

Input Filter (4 bits value) 0

<sup>\*</sup> User modified value

# 8. System Configuration

## 8.1. GPIO configuration

I.D.	D'	0:1	0010	000 . 11/ 11	N.4 -	11
IP	Pin	Signal	GPIO mode	GPIO pull/up pull	Max	User Label
				down	Speed	
ADC	PA5	ADC_IN5	Analog mode	No pull-up and no pull-down	n/a	STEERING_ANGLE_IN
CAN	PA11	CAN_RX	Alternate Function Push Pull	No pull-up and no pull-down	High *	
	PA12	CAN_TX	Alternate Function Push Pull	No pull-up and no pull-down	High *	
RCC	PF0-OSC_IN	RCC_OSC_IN	n/a	n/a	n/a	OSC_IN
	PF1- OSC_OUT	RCC_OSC_OUT	n/a	n/a	n/a	OSC_OUT
SYS	PA13	SYS_SWDIO	n/a	n/a	n/a	SWDIO
	PA14	SYS_SWCLK	n/a	n/a	n/a	SWCLK
TIM2	PA0	TIM2_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	PRIMARY_APPS_A
	PA1	TIM2_CH2	Alternate Function Push Pull	No pull-up and no pull-down	Low	PRIMARY_APPS_B
TIM3	PB4	TIM3_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	SECONDARY_APPS_A
	PB5	TIM3_CH2	Alternate Function Push Pull	No pull-up and no pull-down	Low	SECONDARY_APPS_B
TIM16	PA6	TIM16_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	FR_WHEEL_SPEED_IN
TIM17	PA7	TIM17_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	FL_WHEEL_SPEED_IN
GPIO	PA2	GPIO_Input	Input mode	No pull-up and no pull-down	n/a	PRIMARY_APPS_Z
	PA3	GPIO_Input	Input mode	Pull-up *	n/a	PRIMARY_APPS_ALARM
	PA4	GPIO_Input	Input mode	Pull-up *	n/a	BSPD_BRAKE_THRES
	PA8	GPIO_Output	Output Open Drain *	Pull-up *	Low	STATUS_R
	PA9	GPIO_Output	Output Open Drain *	Pull-up *	Low	STATUS_G
	PA10	GPIO_Output	Output Open Drain *	Pull-up *	Low	STATUS_B
	PB6	GPIO_Input	Input mode	No pull-up and no pull-down	n/a	SECONDARY_APPS_Z
	PB7	GPIO_Input	Input mode	Pull-up *	n/a	SECONDARY_APPS_ALA RM

## 8.2. DMA configuration

DMA request	Stream	Direction	Priority
ADC	DMA1_Channel1	Peripheral To Memory	Medium *

#### ADC: DMA1\_Channel1 DMA request Settings:

Mode: Circular \*

Peripheral Increment: Disable

Memory Increment: Enable \*

Peripheral Data Width: Half Word

Memory Data Width: Half Word

## 8.3. NVIC configuration

Interrupt Table	Enable	Preenmption Priority	SubPriority	
Non maskable interrupt	true	0	0	
Hard fault interrupt	true	0	0	
System service call via SWI instruction	true	0	0	
Pendable request for system service	true	0	0	
System tick timer	true	0	0	
DMA1 channel 1 interrupt	true	0	0	
TIM14 global interrupt	true	0	0	
TIM16 global interrupt	true	0	0	
TIM17 global interrupt	true	0	0	
HDMI-CEC and CAN global interrupts / HDMI-CEC wake-up interrupt through EXTI line 27	true	0	0	
PVD and VDDIO2 supply comparator interrupts through EXTI lines 16 and 31	unused			
Flash global interrupt		unused		
RCC and CRS global interrupts		unused		
ADC interrupt		unused		
TIM1 break, update, trigger and commutation interrupts	unused			
TIM1 capture compare interrupt	unused			
TIM2 global interrupt	unused			
TIM3 global interrupt	unused			

<sup>\*</sup> User modified value

# 9. Software Pack Report