CO PROJECT

Names:

Amira Muhammad Fareed (I)

Basma Saeed Ragab (I)

Eslam Medhat Mahrous (I)

Eman Ashraf Ahmed (I)

Mohamed El-sayed Abdelfatah (3)

Section:

1, 3

Submission Date:

7/12/2017



CC	PROJECT	0
١.	Instruction Fetch Stage	2
	I.I. Modules	2
2.	Instruction Decode Stage	4
	2.1. Modules	4
3.	Excution Stage	8
	3.1. Modules	8
4.	Memory Stage	13
	4.1. Modules	13
5.	Write Back Stage	14
	5.1 Modules	14
6.	Top Module	15
7.	Test Bench	17
8.	How To Add Instructions File	19
9.	Synthesis Report	19
10.	Test Cases	
	10.1.No Hazards	19
	10.2.Data Hazard	19
	10.3.Control Hazard	19
	10.4.All Hazards	19

INSTRUCTION FETCH STAGE

MODULES

```
module Adder (In1, In2, Out);
input signed [31:0] In1, In2;
output reg signed [31:0] Out;
always @ (In1,In2)
begin
Out \leq In1 + In2;
end
endmodule
module PC (inputAddress , clk , reset , PC_hold, ReadAddress);
input [31:0] inputAddress;
input clk ,reset ,PC_hold;
output reg [31:0] ReadAddress;
always @ (posedge clk or posedge reset)
begin
if(reset)
ReadAddress <= 0;
else if(PC_hold)
ReadAddress <= inputAddress - 1;</pre>
else
ReadAddress <= inputAddress;
end
endmodule
```

```
module MUX_2x1_32bit (In1,In2,Sel,Output);
input signed [31:0] In1 , In2 ;
```

```
module MUX_2x1_32bit (In1,In2,Sel,Output);
input signed [31:0] In1 , In2 ;
input Sel;
output reg signed [31:0] Output;
always @(In1 or In2 or Sel)
begin
if(Sel)
Output <= In2 ;
else
Output <= In1 ;
end
endmodule
module Instruction_Memory (ReadAddress,Instruction);
```

```
module Instruction_Memory (ReadAddress
input [31:0] ReadAddress;
output reg [31:0] Instruction;
reg [31:0] iMemory [0:1023];
always@(ReadAddress)
begin
Instruction <= iMemory[ReadAddress];
end</pre>
```

endmodule

INSTRUCTION DECODE STAGE

MODULES

module Sign_Extend (In,Out);

```
input signed [15:0] In;
output reg signed [31:0] Out;
always @(In)
begin
Out <= {{16{ln[15]}},ln};
end
endmodule
module Control (OP_Code ,Control_Signals);
input [5:0] OP_Code;
output reg [9:0] Control_Signals;
// 0 => RegWrite , I => MemtoReg , 2 => MemWrite , 3 => MemRead , 4 => AluSrc , 5:6 => AluOP , 7 => RegDst
, 8 \Rightarrow branch, 9 \Rightarrow jump
always @(OP_Code)
begin
case(OP_Code)
/* R format */
0: Control_Signals <= 10'b 0011000011;
/* jump */
2: Control_Signals <= 10'b 10xxxx00x0;
/* beg */
4: Control Signals \leq 10'b 01 \times 01 \times 00 \times 0;
/* LW */
35: Control_Signals <= 10'b 0000111001;
/* SW */
43: Control_Signals <= 10'b 00x01101x0;
endcase
end
endmodule
```

```
module Reg_File ( RRI , RR2 , WR , WD , RegWrite , clk , RDI , RD2);
input [4:0] RRI , RR2 , WR ; // Addresses :)
input [31:0] WD; // WriteData
input RegWrite ,clk ; // Control
output [31:0] RD1,RD2; // ReadData
reg [31:0] RF [0:31];
always @(RRI or RR2)
begin
RDI <= RF[RRI];
RD2 \leq RF[RR2];
end
always @(posedge clk)
begin
if(RegWrite)
RF[WR] \leftarrow WD;
end
endmodule
module SII_32bit (In, Out);
input [31:0] In;
output reg [31:0] Out;
always @ (In)
begin
Out <= In << 2;
end
endmodule
module Adder (InI, In2, Out);
input signed [31:0] In1, In2;
output reg signed [31:0] Out;
```

always @ (In I,In2)

Out \leq In I + In 2;

begin

end

endmodule

```
\label{eq:module} \begin{tabular}{ll} module Hazard Detection\_Unit (Rs\_D, Rt\_D, Rt\_Ex, MemRead\_Ex, PC\_hold, Instruction\_hold, Stall\_Control); \end{tabular}
input [4:0] Rs_D , Rt_D , Rt_Ex ;
input MemRead_Ex;
output reg PC hold, Instruction hold, Stall Control;
always @ (Rs_D or Rt_D or Rt_Ex or MemRead_Ex)
begin
if( MemRead_Ex && (Rs_D == Rt_Ex || Rt_D == Rt_Ex))
begin
PC_hold <= I;
Instruction hold <= I;</pre>
Stall_Control <= I;</pre>
end
else
begin
PC_hold \le 0;
Instruction_hold <= 0;</pre>
Stall_Control <= 0;
end
end
endmodule
module MUX_2xI_8bit (In1,In2,Sel,Output);
input signed [7:0] In I , In 2;
input Sel;
output reg signed [7:0] Output;
always @(In1 or In2 or Sel)
begin
if(Sel)
Output <= In2;
else
Output <= In I;
end
endmodule
```

```
module IFID_Reg (Instruction , PC4 , clk , Instruction_hold , PC4_D , Instruction_D );
input [31:0] Instruction, PC4;
input clk , Instruction_hold ;
output reg [31:0] PC4_D , Instruction_D ;
always @ (posedge clk)
begin
PC4 D <= PC4;
if (Instruction_hold == 1)
#3 Instruction_D = Instruction_D;
else
#3 Instruction D <= Instruction;
end
endmodule
module Comparator (In I, In2, Output);
input [31:0] ln1, ln2;
output reg Output;
reg [31:0] XOR_output;
always@ (In I or In2)
begin
XOR_output <= In1 ^ In2;
#5
if(XOR\_output == 0)
Output <= I;
else
Output <= 0;
```

end

endmodule

EXCUTION STAGE

MODULES

```
module IDEX( /*inputs*/readData1, readData2, offset, rs, rt, rd, funct, memCtrl, exctrl, wbctrl, clk,shamt,
    /*outputs*/ IDEX_readData1, IDEX_readData2, IDEX_offset, IDEX_rs, IDEX_rt, IDEX_rd, IDEX_funct,
IDEX_memCtrl, IDEX_exctrl, IDEX_wbctrl , IDEX_shamt );
input [31:0] readData1, readData2, offset;
input [5:0] funct;
input [4:0] rs, rt, rd ,shamt;
input [3:0] exctrl;
input [1:0] memCtrl, wbctrl;
input clk;
output reg [31:0] IDEX_readData1, IDEX_readData2, IDEX_offset;
output reg [5:0] IDEX_funct;
output reg [4:0] IDEX_rs, IDEX_rt, IDEX_rd, IDEX_shamt;
output reg [3:0] IDEX_exctrl;
output reg [1:0] IDEX_memCtrl, IDEX_wbctrl;
always @(posedge clk)
begin
IDEX_readData1<=readData1;</pre>
IDEX_readData2<=readData2;</pre>
IDEX_offset<=offset;</pre>
IDEX_funct<=funct;</pre>
IDEX_rs<=rs;</pre>
IDEX_rt<=rt;</pre>
IDEX_rd<=rd;</pre>
IDEX_exctrl<=exctrl;</pre>
IDEX_memCtrl<=memCtrl;</pre>
IDEX_wbctrl<=wbctrl;</pre>
end
```

endmodule

```
module Alu_Control(ALUOP , funct, OP);
input [1:0] ALUOP;
input [5:0] funct;
output reg [3:0] OP;
always@(ALUOP or funct)
begin
case(ALUOP)
0: OP <= 2; // add(lw,sw)
1: OP <= 3; // sub(beq)
2:
       begin
       OP <=(funct==36)? 0: //and
       (funct==37)? 1: //or
       (funct==32)? 2: //add
          (funct==34)? 3: //sub
          (funct==0) ? 4: //sll
          (funct==42)? 5:4'bx;
         end
default: OP <= 4'bx;
endcase
end
endmodule
module Mux3x1_32( muxOut, in0, in1, in2, muxSel );
input [31:0] in0, in1, in2;
input [1:0] muxSel;
output reg [31:0] muxOut;
always@(in0 or in1 or in2 or muxSel)
begin
muxOut<=( muxSel==0 )? in0 :
    ( muxSel==1 )? in1:
    ( muxSel==2 )? in2 :
     32'bx;
```

end

endmodule



```
module MUX_2x1_5bit(In1,In2,Sel,Output);
input signed [4:0] In1, In2;
input Sel;
output reg signed [4:0] Output;
always @(In1 or In2 or Sel)
begin
if(Sel)
Output <= In2;
else
Output <= In1;
end
endmodule
module MUX_2x1_32bit(In1,In2,Sel,Output);
input signed [31:0] In1, In2;
input Sel;
output reg signed [31:0] Output;
always @(In1 or In2 or Sel)
begin
if(Sel)
Output <= In2;
else
Output <= In1;
end
endmodule
```

```
module ALU(In1, In2, OP, shamt, Result);
input signed [31:0] In1, In2;
input [3:0] OP;
input [4:0] shamt;
output reg signed [31:0] Result;
always @(In1 or In2 or OP)
begin
  case(OP)
   0 : Result <= In1 & In2 ; // and
   1 : Result <= In1 | In2 ; // or
   2 : Result <= In1 + In2 ; // add
   3 : Result <= In1 - In2 ; // sub
   4 : Result <= In1 << shamt ; //sll
   5 : Result <=(In1 < In2) ? 1 : 0 ; //slt
   default : Result <= 32'b x;
  endcase
end
endmodule
module
         forwardingUnit(
                          forwardA,
                                       forwardB,
                                                  IDEX rs,
                                                             IDEX rt,
                                                                       EXMEM desReg,
                                                                                          EXMEM regWrite,
MEMWB_regWrite, MEMWB_desReg );
input [4:0] IDEX_rs, IDEX_rt, EXMEM_desReg, MEMWB_desReg;
input EXMEM_regWrite, MEMWB_regWrite;
output reg [1:0] forwardA, forwardB;
always @(IDEX_rs or IDEX_rt or EXMEM_desReg or EXMEM_regWrite or MEMWB_regWrite or MEMWB_desReg)
begin
```

// Rd=RS & instruction before me is writing & instruction before me not writing in register \$0

if((EXMEM_regWrite) &&(EXMEM_desReg != 0) &&(EXMEM_desReg == IDEX_rs))

begin

end

forwardA<=2'b10;

```
// if instruction(-2) is writing but in $0 && instruction(-1) in not writing && destination of instruction(-1) != Rs of
instruction(0) && destination of instruction(-2) == RS
else if((MEMWB_regWrite) &&( MEMWB_desReg != 0 ) &&( MEMWB_desReg == IDEX_rs ) &&!(( EXMEM_regWrite)
&&( EXMEM_desReg != 0 ) &&( EXMEM_desReg != IDEX_rs )) )
forwardA<=2'b01;
end
// no hazards
else
begin
forwardA<=2'b00;
end
// Rd=Rt & instruction before me is writing & instruction before me not writing in register $0
if((EXMEM_regWrite) &&(EXMEM_desReg != 0) &&(EXMEM_desReg == IDEX_rt) )
begin
forwardB<=2'b10;
end
// if instruction(-2) is writing but in $0 && instruction(-1) in not writing && destination of instruction(-1) != Rt of
instruction(0) && destination of instruction(-2) == Rt
else if((MEMWB_regWrite) &&( MEMWB_desReg != 0 ) && (! EXMEM_regWrite) &&( EXMEM_desReg != 0 ) &&(
EXMEM desReg != IDEX rt ) &&( MEMWB desReg == IDEX rt ) )
begin
forwardB<=2'b01:
end
//no hazards
else
begin
forwardB<=2'b00;
end
end
endmodule
```

MEMORY STAGE

MODULES

```
module Data_Memory (Address, WD, MemRead, MemWrite, clk, RD);
input [31:0] Address, WD;
input MemRead, MemWrite, clk;
output reg [31:0] RD;
reg [31:0] dMemory [0:1023];
always@(Address or WD or MemRead)
begin
if (MemRead)
RD <= dMemory [Address];
end
always @(negedge clk)
begin
if(MemWrite)
dMemory [Address] <= WD;
end
endmodule
module Data_Memory (Address, WD, MemRead, MemWrite, clk, RD);
input [31:0] Address , WD ;
input MemRead, MemWrite, clk;
output reg [31:0] RD;
reg [31:0] dMemory [0:1023];
always@(Address or WD or MemRead)
begin
if (MemRead)
RD <= dMemory [Address];
end
always @(negedge clk)
begin
if(MemWrite)
dMemory [Address] <= WD;
```

end

endmodule

WRITE BACK STAGE

MODULES

```
module MUX_2x1_32bit (In1,In2,Sel,Output );
input signed [31:0] In1, In2;
input Sel;
output reg signed [31:0] Output;
always @(In1 or In2 or Sel)
begin
if(Sel) Output <= In2;</pre>
else
      Output <= In1;
end
endmodule
module MEM_WB_Reg (RD_M, Alu_Result_M, WR_M, WB_Control,clk,regWrite, MemtoReg, RD, Alu_Result, WR);
input [4:0] WR_M;
input [31:0] RD_M , Alu_Result_M ;
input [1:0] WB_Control;
input clk;
output reg [4:0] WR;
output reg [31:0] RD , Alu_Result ;
output reg regWrite , MemtoReg ;
always @(posedge clk)
begin
RD \leq RD_M;
Alu_Result <= Alu_Result_M;
WR \leq WR_M;
RegWrite <= WB_Control[0];</pre>
MemtoReg <= WB_Control[1];</pre>
end
endmodule
```

TOP MODULE

```
module Top Module (clk, reset);
input clk ,reset;
wire PC hold, Instruction hold, RegWrite WB, ComparatorResult, Stall Control, MemRead, MemWrite,
MemtoReg, branch, branch ornot;
wire [1:0] WB D, WB M, WB EX, MEM D, MEM EX, forwardA, forwardB;
wire [3:0] EX D, EX EX, OP;
wire [4:0] Rs D, Rt D, Rt EX, Rs EX, Rd D, Rd EX, shamt D, shamt EX, WR WB, WR M, WR EX;
wire [5:0] funct_EX;
wire [7:0] Control D;
wire [9:0] Control_Signals;
wire [31:0] PC4, PC4 D, inputAddress, ReadAddress, Instruction, Instruction D, WD WB, RDI, RD2,
Immediate D, branch offset, branch Address, RDI EX, RD2 EX, Immediate EX, Alu In1, Alu In2
,Alu_Result_EX,Alu_Result_WB, Alu_Result_M, M3_out, RD,RD_WB,WD;
PC pc (inputAddress, clk, reset, PC_hold, ReadAddress);
Adder AI (ReadAddress, I, PC4);
Instruction Memory IMemory (ReadAddress, Instruction);
and a (branch ornot, branch, Comparator Result);
MUX 2xI 32bit MM (PC4, branch Address, branch ornot, inputAddress);
IFID_Reg IFID (Instruction , PC4 , clk , Instruction_hold , PC4_D , Instruction_D );
Control control (Instruction_D[31:26], Control_Signals);
Reg File reg file (Rs D, Rt D, WR WB, WD WB, RegWrite WB, clk, RDI, RD2);
Comparator comparator (RDI, RD2, ComparatorResult);
Sign_Extend sign_extend (Instruction_D[15:0],Immediate_D);
SII 32bit sII 32 (Immediate D, branch offset);
Adder A2 (branch offset, PC4 D, branch Address);
HazardDetection_Unit hazard_detector ( Rs_D , Rt_D , Rt_EX , MEM_EX[I] , PC_hold ,
Instruction_hold , Stall_Control );
MUX 2x1 8bit M1 (Control Signals [7:0], 8'h00, Stall Control, Control D);
```

```
assign Rs D = Instruction D[25:21];
assign Rt_D = Instruction_D[20:16];
assign Rd D = Instruction D[15:11];
assign shamt_D = Instruction_D[10:6];
assign WB D = Control D [1:0];
assign MEM_D = Control_D [3:2];
assign EX D = Control D [7:4];
assign branch = Control D [8];
IDEX Reg IDEX (/*inputs*/ RDI , RD2, Immediate D, Rs D , Rt D , Rd D,
       Instruction D[5:0], MEM D, EX D, WB D,clk,shamt D,
      /*outputs*/ RDI_EX, RD2_EX, Immediate_EX, Rs_EX, Rt_EX, Rd_EX, funct_EX,
        MEM EX, EX EX, WB EX, shamt EX);
Alu Control alu control (EX EX[2:1], funct EX, OP);
ALU alu (Alu_In1, Alu_In2, OP, shamt_EX, Alu_Result_EX);
Mux3x1 32 M2( Alu In1, RD1 EX, WD WB, Alu Result M, forwardA );
Mux3x1 32 M3( M3 out, RD2 EX, WD WB, Alu Result M, forwardB);
MUX_2x1_32bit M4 (M3_out, Immediate_EX, EX_EX[0],Alu_In2);
MUX 2xI 5bit M5 (Rt EX, Rd EX,EX EX[3],WR EX);
forwardingUnit forwarding unit (forwardA, forwardB,
            Rs_EX, Rt_EX, WR_M, WB_M[0], RegWrite_WB, WR_WB);
EXMEM_Reg EXMEM (WB_EX, MEM_EX, Alu_Result_EX, RD2_EX, WR_EX, clk, WB_M, MemRead,
MemWrite ,Alu_Result_M ,WD , WR_M );
Data Memory DMemory (Alu Result M, WD, MemRead, MemWrite, clk, RD);
MEM_WB_Reg MEMWB ( RD , Alu_Result_M , WR_M , WB_M , clk , RegWrite_WB , MemtoReg , RD_WB ,
Alu_Result_WB, WR_WB);
MUX 2x1 32bit M6 (RD WB, Alu Result WB, MemtoReg, WD WB);
endmodule
```

TEST BENCH

```
module Test Bench;
reg clk, reset;
Top Module top module (clk, reset);
always
begin
#150
clk = \sim clk;
end
initial
begin
$readmemb("inst_mem.txt" ,top_module.IMemory.iMemory);
top_module.reg_file.RF[0] <= 0; //$zero
top_module.reg_file.RF[I] <= 5;
top_module.reg_file.RF[2] <= 1;
top_module.reg_file.RF[3] <= 2;
top_module.reg_file.RF[4] <= 3;
top module.reg file.RF[5] <= 4;
top_module.reg_file.RF[6] <= 5;</pre>
top module.reg file.RF[7] <= 6;
top_module.reg_file.RF[8] <= 7; //$t0
top module.reg file.RF[9] <= 5; //$t1
top_module.reg_file.RF[10] <= 4; //$t2
top_module.reg_file.RF[11] <= 2; //$t3
top_module.reg_file.RF[12] <= 3; //$t4
top module.reg_file.RF[13] <= 2; //$t5
top_module.reg_file.RF[14] <= 5; //$t6
top module.reg file.RF[15] <= 8; //$t7
top_module.reg_file.RF[16] <= 1; //$s0
top_module.reg_file.RF[17] <= 2; //$s1
top_module.reg_file.RF[18] <= 3; //$s2
top_module.reg_file.RF[19] <= 3; //$s3
top module.reg file.RF[20] <= I; //$s4
top_module.reg_file.RF[21] <= 2; //$s5
top_module.reg_file.RF[22] <= 2; //$s6
top_module.reg_file.RF[23] <= 0; //$s7
```



top module.reg file.RF[24] <= 2;//\$t8

```
top module.reg file.RF[25] <= 3;//$t9
top module.DMemory.dMemory [0] = 0;
top module.DMemory.dMemory [I] = I;
top module.DMemory.dMemory [2] = 2;
top module.DMemory.dMemory [3] = 3;
top module.DMemory.dMemory [4] = 4;
top module.DMemory.dMemory [5] = 5;
top_module.DMemory.dMemory [6] = 6;
top module.DMemory.dMemory [7] = 50;
top module.DMemory.dMemory [8] = 0;
top_module.DMemory.dMemory [9] = I;
top module.DMemory.dMemory [10] = 2;
top_module.DMemory.dMemory [II] = 3;
top module.DMemory.dMemory [12] = 4;
top_module.DMemory.dMemory [13] = 5;
top_module.DMemory.dMemory [14] = 6;
top_module.DMemory.dMemory [15] = 7;
top_module.DMemory.dMemory [16] = 8;
top_module.DMemory.dMemory [17] = 9;
top module.DMemory.dMemory [18] = 10;
top_module.DMemory.dMemory [19] = 11;
top_module.DMemory.dMemory [20] = 12;
top module.DMemory.dMemory [21] = 13;
top_module.DMemory.dMemory [22] = I4;
top module.DMemory.dMemory [23] = 15;
top_module.DMemory.dMemory [24] = 16;
top_module.DMemory.dMemory [25] = 17;
#50
clk = 0;
reset = 1:
\#100 \text{ reset} = 0:
end
```

endmodule

HOW TO ADD INSTRUCTIONS FILE

- 1. Save your instructions in Binary, in a inst mem.txt file.
- 2. Place your inst_mem.txt file in the Project's directory .
- 3. Save the Test_bench.v → compile → simulate.

SYNTHESIS REPORT

synthesis-report.txt

TEST CASES

Туре	Assembly	Instruction memory	Expected Output	Register file	Data memory
NO HAZARDS	Assembly	<u>Inst_mem</u>	Exepected Output	Reg file	<u>Data</u> <u>Memory</u>
DATA HAZARD	Assembly	inst_mem	Exepected Output	Register Flle	<u>Data</u> <u>Memory</u>
Data Hazard	Assembly	inst_mem	Exepected Output	Register File	
Data Hazard	Assembly	inst_mem	Exepected Output	Register File	
Data Hazard	Assembly	<u>inst mem</u>	Exepected Output	Register Flle	<u>Data</u> <u>Memory</u>
Data Hazard	Assembly	<u>inst mem</u>	Exepected Output	Register Flle	<u>Data</u> <u>Memory</u>
Data Hazard	Assembly	<u>inst mem</u>	Exepected Output	Register Flle	
CONTROL HAZARD	Assembly	<u>inst mem</u>	Exepected Output	Register Flle	
Control Hazard	Assembly	<u>inst mem</u>	Exepected Output	Register Flle	
Control Hazard	<u>Assembly</u>	inst mem	Exepected Output	Register Flle	
ALL HAZARDS	Assembly	<u>inst mem</u>	Exepected Output	Register Flle	