Experiment 4 - Accelerator and Wrappers

Mohammad Amin Alinejad- 810199463 / Amirali Shahriary- 810100173

Abstract— In this experiment, we are going to design an Exponential Accelerator Wrapper. For this design we are going to plan exponential engine, Accelerator wrapper and its controller, then perform our full design on Quartus environment that help us implement this Accelerator on FPGA and finally watch the results on FPGA board.

Keywords—SoC, CP, Accelerator, Exponential Engine, handshaking in an SoC, Exponential Accelerator Wrapper, CPU, ROM, FPGA

I. INTRODUCTION

System on Chip is an integrated circuit that integrates multiple components including digital, analog, hardware, and software programs all in a single chip. The main core of an SoC is a processor that handles different computational tasks within the system. In addition to the processor, the system includes memory, Input/Output ports, and accelerators. accelerators are dedicated computation units that usually execute one specific task. This single task needs a smaller and less complicated datapath which leads to a high frequency of operation for the accelerators. This is contrary to CPUs in which millions of operations must be executed within a fixed time interval. This imposes a low frequency of operation for CPUs.




Fig.1 Block diagram of a typical integrated circuit

II. EXPONENTIAL ENGINE

this module receives a 16-bit input "x" and generates a 16-bit output "Fractionalpart" and 2-bit "Integerpart". The accelerator starts working with a complete pulse on the signal "start" and when the computation is completed signal "done" will be sent to the processor to acknowledge it.

code examination by running Modelsim simulation:

maximum of value that can be run is 2^{16} =65536 so when we want to give value to e we should divide it by the maximum capacity(2^{16}).




Fig.2 Block diagram of exponential accelerator

We simulated the code with 3 values of x = 8064, 2444, 27020, 508. The Verilog description for calculation of (e) was given, the test bench code is below.

```
timescale lns/lns
module exponent_IB();
reg clk = 1'b0, rst = 1'b0, start=1'b0;
wire done;
reg [l5:0] data_in;
wire [l5:0] frac_part;
wire [l5:0] frac_part;
exponential cutl(clk,rst,start, data_in, done, int_part, frac_part);
lnitial begin

#200 data_in = 16'b000111110000000;
#50 start = 1'b0;
```

Fig.3 Verilog description for the test bench of accelerator.




Fig.4 Value of Exponential accelerator for all the modes.

The calculations for each mode are listed below 1) x = 8064, $8064/2^{16} \approx 0.123046$ $e^{0.123046} \approx 1.130936$ Output shown as shown in figure is 8577 $8577/2^{16} \approx 0.1308746$

As it turns out, the answer is almost equal to the expected output.

2)
$$x = 2444, 2444/2^{16} \approx 0.037292$$

 $e^{0.037292} \approx 1.037996$

Output shown as shown in figure is 2486 $2486/2^{16} \approx 0.037933$

As it turns out, the answer is almost equal to the expected output.

```
3) x = 27020, 27020/2^{16} \approx 0.412292
e^{0.412292} \approx 1.51028
```

Output shown as shown in figure is 33435 $33435/2^{16} \approx 0.510176$

As it turns out, the answer is almost equal to the expected output.

```
4) x = 508, 508/2^{16} \approx 0.00775146
e^{0.00775146} \approx 1.007751
```

Output shown as shown in figure is 506 $506/2^{16} \approx 0.00772094$

As it turns out, the answer is almost equal to the expected output.

Some of experiment components &controller Verilog description:

Fig.5 Verilog description for shift register.

Fig.6 waveform output for shift register.

```
1 | Bodule shift_comb(input [1:0] ui, input [17:0] vi, output reg [20:0] wr_data);
2 | always @(ui, vi) begin
4 | Case (ui)
5 | 2'b00 : wr_data <= {3'b0,vi};
6 | 2'b01 : wr_data <= {2'b0,vi,1'b0};
7 | 2'b10 : wr_data <= {1'b0,vi,2'b0};
8 | 2'b11 : wr_data <= {Vi,3'b0};
9 | endcase
end
```

Fig.7 Verilog description for combinational shift.



Fig.8 waveform output for combinational shift register.

```
reg [2:0] ps, ns;
parameter [2:0]
Idle = 0, Initialization = 1, Begin = 2, Mult1 = 3, Mult2 = 4, Add=5;
          always@(ps,co,start)begin
ns = Idle;
                 ns = 100
case(ps)
Idle:
                          Idle:
    ns = (start)? Initialization : Idle;
Initialization:
    ns = (start)? Initialization : Begin;
                          Begin:
                                  ns = Mult1;
                                  ns = Mult2;
                          Mult2:
                                  ns = Add;
                          Add:
                                  ns = (co)? Idle : Mult1;
         always@(ps,co,start)begin
                          Idle:begin
                                  initr = 1'b1;
initt = 1'b1;
                          end
Mult1:begin
s = 1'b0;
ldt = 1'b1;
                          end
Mult2:begin
s = 1'b1;
ldt = 1'b1;
         ps <= ns;
```

Fig.9 controller Verilog description.

As shown in the figure below, The maximum frequency that this exponential calculator can operate is 109.39MHz which we got access to from Fmax summary.



Fig.10 Fmax of Exponential Engine.

III. EXPONENTIAL ACCELERATOR WRAPPER

Since the accelerator data will be accessed before and after completing CPU task, the data has to be stored in memory elements in the accelerator wrapper when CPU is




Fig.11 Exponential accelerator wrapper

busy with other works. The memory element required in this experiment is an input ROM for storing the input data.

The controller in this wrapper is responsible for generating the "start" signal for exponential engine and the address of each input data reading from the input ROM. The exponential engine should start each calculation when the previous one is completely done. Although the accelerator is working with a higher frequency than the processor, for the handshaking signals of "start" and "done" the accelerator have to wait for the processor to send and receive these signals with its low frequency. This imposes some timing overhead to the accelerator and hence performance reduction. In order to use this free time, the accelerator can calculate multiple exponential values. One of the applications that makes use of such multi-value exponential calculation is an activation function in Deep Neural Networks (DNN).

IV. IMPLEMENTING ACCELERATOR ON FPGA

By using mega wizard unit, we declare a FIFO unit. FIFO is a group of register which we can store data and it has both read and write option.

The specific option of FIFO is that the reading data are sorted as they entered into the FIFO unit.



Fig.12 Creating FIFO.

In this part, we are about to connect the main circuit into the FIFO unit and one-pulser. After that we define the inputs and outputs to plan them in pin planner.




Fig. 13 schematic of the circuit.

To map the circuit on device we need pin assignment using *Cyclone EP2C20F484C7* manual.




Fig.14 Pin assignment top view.

10 Seria	Section		Named: * 🕶	ix Edit: X ✓ PO	I_Y22							
RG_11	Sect	9		Direction	Location	I/O Bank	VREF Group	Fitter Location	n I/O Standard	Reserved	Current Streng	th Differental
Bi, N. PR, V. 23 - 32 + V. defaulty 2444 (default)	Second Principle Control Principle Second Principle Second Principle Second Principle Second Principle Second		th_ dk	Input	PIN L1	2	82 N1	PIN.L1	3.3-Y LVdefault)		24mA (default)	
Eq. 11 PS VISB 3.54°C Andready 2440 (Safeasi) 2440 (Safeas			35 done	Output	PIN U21	6	86 N1	PIN U21	3.3-VLVdefault)		24mA (default)	
Eq./14 P91,517 3.3-V.V. defaul/) 2004 (defaul/)	\$\cdot \cdot		35 empty	Output	PIN_Y21	6	86_N1	PIN_Y21	3.3-Y LV default)		24mA (default)	
Bit_III	\$\text{S. out.} \$\text{\$\texit{\$\text{\$\text{\$\texit{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\text{\$\tex{		35 full	Output	PIN_Y22	6	B6_N1	PSN_A818	3.3-V LVdefault)		24mA (default)	
RO_11	Sect. Sec. Sect. Sect. Sect. Sect. Sect. Sect. Sect. Sect.			Output	PIN R17	6	86_N1	PIN_R17	3.3-V LV default)		24mA (default)	
Eq. 1	\$\text{25} \text{ of \$\text{inf}\$ \text{ of \$\text{ of \$\text{inf}\$ \text{ of \$\text{inf}\$ \text{ of \$\text{inf}\$ of \$\text{		35 out_ffo[19]	Output	PIN_R18	6	B6_N0	PIN_R18	3.3-V LVdefault)		24mA (default)	
BE_NI	25 out. 25 15 15 15 15 15 15 15		35 out_ffo[18]	Output	PIN_U18	6	B6_N1	PIN_U18	3.3-Y LV default)		24mA (default)	
BCU1	\$\times_{0.00}\tim		35 out_ffo[17]	Output	PIN Y18	6	B6_N1	P9N_Y18	3.3-V LVdefault)		24mA (default)	
RE_UT PR_UTS 3-3-V.V. defaul) 24-4 (defaul) 26-1 (de	Start Sept Output PRLY19 6 RE/14 PRLY19 3.3-VLV cellus) 24-4 (cellus) 24-5 (cellus) 24-5 (cellus) 24-5 (cellus) 24-6		out_ffo[16]	Output	PIN_V19	6	86.N1	PIN_V19	3.3-V LV default)		24mA (default)	
BE_101	Start Sept Output PRLY19 6 RE/14 PRLY19 3.3-VLV cellus) 24-4 (cellus) 24-5 (cellus) 24-5 (cellus) 24-5 (cellus) 24-6		3% out ffo[15]	Output	PIN T18	6	86 N1	PIN T18	3.3-Y LV default)		24mA (default)	
Bel_TO PSY_ESS 3-3-V.V. defaul) 2-40 (fafaul) 2-40 (35 out_ffo[14]	Output	PIN_Y19	6	B6_N1	PIN_Y19	3.3-VLVdefault)		24mA (default)	
86 10 PR 520 3.3-41 V. default 2-the (default) Clark VSEF Grap Filter Looden ID Disnderd Reserved Current Strength Differential Pair 55.90 PR 329 33-41 V. default 2-the (default) St. 10 PR 329 33-41 V. default 2-the (default) PR 324 33-41 V. default 2-the (default) PR 325 33-41 V. default 2-the (default)	No. Model PR R20 6 So 140 PR R20 3.3413. default 2446 (ethal)			Output	PIN U19	6	B6 N1	PIN U19	3.3-VLV. default)		24mA (default)	
O Bark VREF Grop Frite Looker ID Disended Reserved Corner Strength Differential Part 51,90 PRU,DD 334VX ridefull Season S		3	out_ffo[12]	Output	PIN_R19	6	86_N0	PIN_R19	3.3-V LV default)		24mA (default)	
86,300 PDL,R39 3.3-V.V. default) 24nA (default) 86,300 PDL,R30 3.3-V.V. default) 24nA (default) PDL,R34 3.3-V.V. default) 24nA (default) PDL,R35 3.3-V.V. default) 24nA (default)		3	35 out ffo[11]	Output	PIN R20	6	86 NO	PIN R20	3.3-Y LV _default)		24mA (default)	
86,300 PIN,R19 3.3-V.Vdefault) 2-mA (default) 86,300 PIN,R30 3.3-V.Vdefault) 2-mA (default) PIN,R14 3.3-V.Vdefault) 2-mA (default) PIN,R15 3.3-V.Vdefault) 2-mA (default)	25 out. 56(2)	e i										
86_NO PIN_R2O 3.3-Y.LVdefault) 24mA (default) PIN_R14 3.3-Y.LVdefault) 24mA (default) PIN_R15 3.3-Y.LVdefault) 24mA (default)	\$\ \text{0.41} \text{0.47} \text{0.47} \text{0.47} \text{0.47} \text{0.47} \text{0.47} \text{0.47} \text{0.47} \text{0.48} \te									Reserved		Differential Pair
PBN_R14 3.3-V.LVdefault) 24mA (default) PBN_R15 3.3-V.LVdefault) 24mA (default)	20 out. 95(10) Outset FFE, 214 3.3 YeV. of ball 2440 (of ball)											
PIN_R15 3.3-V.LVdefault) 24m4 (default)	\$\ \text{out. \text{PR}\ \text{25}\ \check \text{\check \text{\				PIN_R20	6	85_N0					
	25 out_f6(8)											
	Sulff6[7]											
	35 out_ffo[6] Output PPN_W15 3.3-V.Vdefault) 24mA (default)											
		94.0										
PIN_Y14 3.3-Y LVdefault) 24nA (default)												
PIN_Y14 3.3-V.V. default) 24mA (default) PIN_V22 3.3-V.V. default) 24mA (default)	ON AN EFFORM CONTRACT		90 and 66-000									
PIN /134 3.3-Y.U. default) 24m.k (default) PIN /122 3.3-Y.U. default) 24m.k (default) PIN /722 3.3-Y.U. default) 24m.k (default)			5. much hutten		DTN D22	4	86 NO					
PRI_VLS 3.3-V.Vdefault) 24mA (default) PRI_V22 3.3-V.Vdefault) 24mA (default)	등 of field Outst (PR.271 3.341. default) 24th (fefault) 25 of field) Outst (PR.271 3.341. default) 24th (fefault) 25 of field) Outst (PR.274 3.341. default) 24th (fefault) 25 of field (PR.274 3.3411. default) 24th (fefault) 25 of field (PR.274 3.3411. default) 24th (fefault) 25 of field (PR.274 3.3411. default) 24th (fefault) 24th (f		aut_ffo(9) aut_ffo(8) aut_ffo(8) aut_ffo(7) aut_ffo(6) aut_ffo(6) aut_ffo(6) aut_ffo(6) aut_ffo(7) aut_ffo(7) aut_ffo(7) aut_ffo(7) aut_ffo(1)	Output				PIN_R15 PIN_U22 PIN_V21 PIN_W15 PIN_Y22 PIN_T21 PIN_Y24 PIN_Y22 PIN_T22 PIN_T22	3.3-V.V. default) 3.3-V.V. default) 3.3-V.V. default) 3.3-V.V. default) 3.3-V.V. default) 3.3-V.V. default) 3.3-V.V. default) 3.3-V.V. default) 3.3-V.V. default)		24mA (default) 24mA (default) 24mA (default) 24mA (default) 24mA (default) 24mA (default) 24mA (default) 24mA (default) 24mA (default)	
		9.0										
PIN_Y14 3.3-V.LVdefault) 24nA (default)												
PIN_Y14 3.3-V.LVdefault) 24nA (default)	o 35 out ffo(s) Output PRN_T22 3.3-V.LVdefault) 24mA (default)		out_fifo[1]	Output				PIN_T22	3.3-V LVdefault)		24nA (default)	
PIN_Y14 3.3-V.Vdefault) 24mA (default) PIN_V22 3.3-V.Vdefault) 24mA (default)	OS and Effects (2.3 AVIV definite) 3 avis (definite)		90 and 66-000									
PIN_Y34 3.3-Y.V., default) 24mk (default) PIN_Y22 3.3-Y.V., default) 24mk (default) PIN_T22 3.3-Y.V., default) 24mk (default)	S out_ffo(0)		% out_fifo(0)									
PIN_Y14 3.3-V.Vdefault) 24mii (default) PIN_V22 3.3-V.Vdefault) 24mii (default)			push button	Input	PIN R22	6	85 NO	PIN R22	3.3-V LVdefault)		24nA (default)	
PPU_124 3.3-V.V. default) 2-enh (default) PPU_122 3.3-V.V. default) 2-enh (default) PPU_122 3.3-V.V. default) 2-enh (default) PPU_135 3.3-V.V. default) 2-enh (default)		A time from the time time	Node Name	Direction	Location	1/O Bank	VREF Group	Fitter Location	1/O Standard	Reserved	Current Strength	Differential Pair
PR_174 3.3 FV. default 244 Gefault 2	Node Name Direction Location 1/O Bank VREF Group Fitter Location 1/O Standard Reserved Current Strength Differential F			Input	PIN_R22	6	86_N0	PIN_R22	3.3-V LVdefault)		24mA (default)	
FBI_174 3.34V. defaul] Sen (defaul) Sen (de	Node Name Direction Location 1/O Bank VREF Group Pitter Location 1/O Standard Reserved Current Strength Differential F III publicultion Input PIN_R22 6 86_NO PIN_R22 3.34*LY*.default) 24thA (befault)			Input	PIN_L22	5	85_N1	PSN_L22	3.3-V LVdefault)		24mA (default)	
290,154 3.34'C default 2444 (default) 2444 (defa	Node Name			Input	PIN_L21	5	85_N1	PIN_L21				
PR_174 3.3 YEX default 2444 (default) 2444 (defa	Notificiate Dectors Location Location United Prince Peter Location United and Reserved Current Energy Dectorated Peter Pet		9 u[1]	Input	PIN_V12	7	87_N1	PIN_V12	3.3-V LVdefault)		24mA (default)	
FRI_174 3.3 FYX default 2444 (default) 2444 (def	Tools lave		S_ ui[0]	Input	PIN_M22	6	86_N0	PSN_M22	3.3-V LVdefault)		24mA (default)	
PRI_STAX defaul] Sea (defaul)	Node Yune Orector Location 1,0 bits VMF Group Plot rocation 1,0 bits found Reserved Current Tempth Offerended F 1,0 wall_builter PR 2222 6 85,0 d PR 222 3.3 V V Leichell 2 Med Seffend 2 Med Seffen		S usediV[1]	Cutput				P2N_P17	3.3-V LVdefault)		24mA (default)	
PR_1/54 3.34'K default 2444 (default) 2444 (defa	Note time		usedW[0]	Output				PIN_P18	3.3-V LVdefault)		24mA (default)	
FRI_174 3.3 Yet default 2444 (default) 2444 (def	Note there			Input	PIN_M1	1	81,00	PIN_M1	3.3-V LVdefault)		24mA (default)	
FPI_174 3.34'V. defaul] Sea (defaul) FPI_172 3.34'V. defaul] Sea (defaul) FPI_172 3.34'V. defaul] Sea (defaul) Sea (defau	Tools have Tools			Input	PIN_M2	1	81_N0	PIN_M2	3.3-V LVTTL (default)		24mA (default)	
290,154 3.3 FV. default 2444 (default) 2444 (defa	Note time			Input	PIN_U11	8	88_N0	PIN_U11	3.3-V LVdefault)		24mA (default)	
FPI_172 3.3 Yez defaul] 2444 (defaul)	Note have Devices Location 1,0 lands VEP Once Peter Location 1,0 Statebard Received Current Times Defended Received Current Times Devices											
PRI_STATE_CHARGE_ SAFEX_CHARGE_ See (influid)	Note have Decision											
FPI_172 3.3 Yez defaul] 2444 (defaul)	Note State											

Fig.15,16&17 Pin assignment.

We assign push button of one-pulser into Key0. To declare done, empty and full signals we use LEDG1, LEDG6 and LEDG7 respectively.

The output result will be seen on LEDRs and initialization of V_i and U_i will be done on SWs.

After this pin planning process, it's time to run the design and investigate the results.

First, we can watch our chip planner which show us that both logic and memory units are used to implement this design.




Fig.18 Chip planner.

We can check the summary report of synthesis too.




Fig.19 Flow summary of synthesis.

After compiling the project, we run it on the FPGA. In the following pertaining images the implementation and testing can be seen.



Fig.20 Accelerator and Wrappers circuit.

As it can be seen, at first the empty and done signals are active. After 1-0-1 pulse on start, the process will be started and with each pulse on push-button, we can see the output result on LEDRs. We showed the 10 most significant bits of exponential result on FPGA.

For initializing the $V_i s$, we fulfill it with 10101 and its concatenated form is 0001010100000000.

As we define this as a input data, our power numbers will be 0.081, 0.162, 0.324 and 0.648.

Now we are going to calculate the result and show it on FPGA.

 $e^{0.081} \approx 1.085$ 00001.00010101100101100 ≈ 1.085



Fig.21 First step of showing result.

 $e^{0.162} \approx 1.187 \\ 00001.0010110110001010 \approx 1.187$



Fig.22 Second step of showing result.

 $e^{0.324} \approx 1.388 \\ 00001.0110001100110010 \approx 1.388$



Fig.23 Third step of showing result.

II. CONCLUSIONS

In this experiment, we learned how to use a accelerator and wrapper in designing a circuit and learned about the FIFO unit and how it works.

III. REFERENCES

[1] Katayoon Basharkhah and Zahra Jahanpeim and Zain Navabi, *Digital Logic Laboratory*, University of Tehran, Fall 1402.