

A decorative L-shaped line in a gold color, consisting of a horizontal segment at the top and a vertical segment on the left, framing the top-left corner of the slide.

# FPGA

---

A horizontal gold line spanning the width of the slide, positioned above the text.

## CPU Architecture

# Agenda


- What is a programmable logic
- What is an FPGA
- Altera Cyclone II 20 FPGA
- Design Flow
  - Coding
  - Compiling
  - Pin Assignment
  - Configuring the board
  - Debugging (Signal TAP)
  - PLLs and Templates

# Agenda

---

What is a programmable logic

# Digital Semiconductor Chips



**ASICs**

Application Specific  
Integrated Circuits

**Microprocessors  
Microcontrollers**

**FPGA & CPLD**

---

# Programmable logic

- An integrated circuit that can be programmed/reprogrammed with a digital logic of a certain level.
  - Started at late 70s and constantly growing
  - Now available of 100<sup>th</sup> K Flip-Flops in a single chip.
-


---

# Advantages

- Short Development time
  - Reconfigurable
  - Saves board space
  - Flexible to changes
  - No need for ASIC expensive design and production
  - Fast time to market
  - Bugs can be fixed easily
-

# How it Began (70's): PLA

- Programmable Logic Array
- First programmable device
- 2-level and-or structure
- One time programmable



# Agenda



---

What is an FPGA



# FPGA - Field Programmable Gate Array


- Programmable logic blocks (Logic Element “LE”)  
Implement combinatorial and sequential logic. Based on LUT and DFF.
- Programmable I/O blocks  
Configurable I/Os for external connections supports various voltages and tri-states.
- Programmable interconnect  
Wires to connect inputs , outputs and logic blocks.
  - ❑ clocks
  - ❑ short distance local connections
  - ❑ long distance connections across chip



# Configuring LUT

- LUT is a RAM with data width of 1bit.
- The contents are programmed at power up


Required Function



Truth Table


A	b	c	y
0	0	0	1
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	1

Programmed LUT




# Special FPGA functions

- Internal SRAM
- Embedded Multipliers and DSP blocks
- Embedded logic analyzer
- PLLs
- Embedded CPUs
- High speed I/O
- DDR/DDRII/DDRIII SDRAM interfaces



# Comparison



---

# Usages

- Small quantity products
  - Reconfigurable systems
  - Upgradeable systems
  - ASIC prototyping and emulation
  - Education
-

# Manufacturers

- Xilinx
- Altera
- Lattice
- Actel



We will work with Altera FPGAs


# Agenda

---

Altera Cyclone II 20 FPGA


# Cyclone II - 20

- 18,752 LEs
- 52 M4K RAM blocks
- 240K total RAM bits
- 52 9x9 multipliers
- 4 PLLs
- 16 Clock networks
- 315 user I/O pins
- SRAM Based volatile configuration






# Cyclone II Internals




# Cyclone II Logic Array

- Build of LABs (logic array blocks) and reconfigurable interconnect




# Cyclone II Logic Array Block (LAB)

- 16 LEs
- Local Interconnect
- LE carry chains
- Register chains
- LAB Control Signals
  - ❑ 2 CLK
  - ❑ 2 CLK ENA
  - ❑ 2 ACLR
  - ❑ 1 SCLR
  - ❑ 1 SLOAD




# Cyclone II Logic Element (LE)



# LE in Normal Mode


- Suitable for general logic applications and combinational functions.



- Ideal for implementing adders, counters, accumulators, and comparators.

# Cyclone II I/O Features

- In/Out/Tri-state
- Fast Registers option



---


# M4K Memory Blocks

- True Dual port RAM/ROM with dual clock
  - Variable data width
    - 4K×1, 2K×2, 1K×4, 512×8, 512×9, 256×16, 256×18
    - 128×32, 128×36 (not available in true dual-port mode)
  - Input data and address are registered
    - 1 Clock Write latency
  - Output data can be registered
    - **Read latency of 1 or 2 clocks**
  - Byte Enable
-




# Cyclone II Memory Structure

- Read latency of 1-2 clocks
- Write latency of 1 clocks





# Cyclone II Multipliers

- 18x18 or 2 9x9 modes
- Up to 250MHz Performance



# Delays and maximal frequency


- Gate delay ( $T_{pd\_logic}$ ) – Delay of logic element
- DFF delay ( $T_{co}$ )
- Setup time ( $T_{su}$ ) Very small.
- Interconnect delay ( $T_{pd\_interconnect}$ )



$$1/F_{max} = T_{co} + T_{pd\_logic} + T_{pd\_interconnect}$$

Maximum Frequency is the fastest speed a circuit containing flip-flops can operate.

# Design flow



# Design Rules

	<b>ASIC</b>	<b>FPGA</b>
Adder	CLA	Ripple Carry
Latch	Not Recommended	Not Recommended
Gated clock	Commonly used	Unacceptable
Tri-State	Commonly used	Only at I/O
Async RAM	Commonly used	Only Small

# Break



# Agenda

---


---

## Design Flow

- Coding and Compiling

# Altera DE1 FPGA Board


- Cyclone II EP2C20F484C6 FPGA
- 50MHz, 27MHz and 24MHz oscillators for clock sources
- 4 pushbuttons
- 10 toggle switches
- 10 red and 8 Green LEDs
- 24-bit audio CODEC
- VGA DAC
- RS-232 interface
- SD Card socket
- PS/2 mouse/keyboard Interface
- Two 40-pin Expansion Headers
- 512KB SRAM , 8MB SDRAM , 4MB Flash





# Quartus II Version 10.1

- Synthesis tool
- Place and Route
- Simulator
- Debugger
- Programmer
- And much more




---

# Project Files description

- .qpf Project file
  - .qsf Settings file (timing , constrains , pin)
  - .vhd Design file , must be at least a top level design file , its ports are directly connected to physical pins
  - .stp Signal Tap file
  - .vwf Simulation Waveform file
  - .sof FPGA programming file
-

# What is a Top Level

- Serves as a top level entity
- Connects to FPGA physical pins



---

# Example application

- 32bit behavioral counter with enable
  - 8 MSB connected to green LEDs
  - Enable connected to switch
  - Clock to 50MHz onboard oscillator
-

# Example Code

```
library ieee;
use ieee.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;

entity counter is port (
    clk,enable : in std_logic;
    q          : out std_logic_vector (7 downto 0));
end entity;

architecture rtl of counter is
    signal q_int : std_logic_vector (31 downto 0);
begin
    process (clk)
    begin
        if (rising_edge(clk)) then
            if enable = '1' then
                q_int <= q_int + 1;
            end if;
        end if;
    end process;
    q <= q_int(31 downto 24); -- Output only 8MSB
end rtl;
```

---

# Exercise 1 – Coding and compiling


- Duration 5 minutes
  - Purpose –
    - ❑ create a project,
    - ❑ add a VHDL file and compile
    - ❑ view the RTL drawing
    - ❑ Add system constraints
    - ❑ Perform full synthesis
-

---

# Exercise 1 – Starting New Project

- Open Quartus II
  - Start Wizard [File->New Project Wizard](#) and Click Next ,
  - Specify Name of Project inside directory \lab2\ex1\ and click Next
  - Add existing file “ex1.vhd” and click Next
  - Specify FPGA
    - [Cyclone II , EP2C20F484C6](#)
  - Click Next , Next and Finish
-


# Exercise 1 – Compilation

- We can also create new files : [File->New](#)
- Set compilation order [Assignments ->Settings->Files](#)
- Change Top level to the name of the entity in ex1.vhd  
[Assignments->Settings->General ->Top-level entity](#)
- Analyze the project : Push  Button
- View resource utilization at “[Compilation Report](#)”
- How many elements? What is the area?



# Exercise 1 – Viewing Synthesis results

- View the RTL (Register Transfer Level)
  - Tools -> Netlist Viewers -> RTL viewer



- Technology Synthesis
  - Tools -> Netlist Viewers -> Technology map viewer

# Exercise 1 – Setting system constraints

- Create new SDC file : File -> New ->Other Files -> Synopsys Design Constrains
- Type clocks constrains and Save , Example :

```
# For each input clock to the design (clock pin)
# must call CREATE_CLOCK Command
```


```
create_clock -name {clk} -period 20.000 [get_ports {clk}]
#           clock name           in ns           pin name
```

```
#if PLLs are used DERIVE_PLL_CLOCKS must be called
#in order to recognise output PLL clocks
```

```
derive_pll_clocks|
```

# Exercise 1 – Setting system constraints

- Go to : **Assignments->Settings->TimeQuest Timing Analyzer**
- Add the SDC file



Click Browse ,  
select file , then  
click Add

# Agenda

---

## Design Flow

- Pin Assignment

# Pin Assignments

- Open Pin Planner (Assignments -> Pin Planner)

Specify Pin Numbers according to DE1 Data book with PIN\_ prefix


	Node Name	Direction	Location	I/O bank	I/O Standard	Reserved	Group	Vr
1	clk	Input			3.3-V LVTTTL (default)			
2	enable	Input			3.3-V LVTTTL (default)			
3	q[7]	Output			3.3-V LVTTTL (default)		q[7..0]	
4	q[6]	Output			3.3-V LVTTTL (default)		q[7..0]	
5	q[5]	Output			3.3-V LVTTTL (default)		q[7..0]	
6	q[4]	Output			3.3-V LVTTTL (default)		q[7..0]	
7	q[3]	Output			3.3-V LVTTTL (default)		q[7..0]	


---

# Pin Assignments

- clk to Clock\_50
  - enable to Sw[0]
  - q[0]..q[7] to LED Green[0]..[7]
-

# Full compilation

- Press  Button
- After compilation open timing analyzer in compilation report and see that all timings are OK.



Compilation Report

Table of Contents

- Flow Log
- Analysis & Synthesis
- Fitter
- Assembler
- TimeQuest Timing Analyzer
  - Summary
  - Parallel Compilation
  - SDC File List
  - Clocks
  - Slow Model
    - Fmax Summary**
    - Setup Summary
    - Hold Summary
    - Recovery Summary
    - Removal Summary
    - Minimum Pulse Width Summary
  - Worst-Case Timing Paths
  - Datasheet Report
  - Fast Model



Slow Model Fmax Summary

	Fmax	Restricted Fmax	Clock Name	Note
1	253.16 MHz	253.16 MHz	clk	

Check timing difference between Fast Model and Slow Model. Which is the worst case for hold time? Setup time?

# Finding Critical Path location

- Start TimeQuest
- Right click Report Timing → Start





# Finding Critical Path location

- Choose “Report Timing”

Report Timing

Clocks

From clock:

To clock:

Targets

From:  ...

Through:  ...

To:  ...

Analysis type

☒ Setup

☐ Hold

☐ Recovery

☐ Removal

Paths

Report number of paths:

Maximum number of paths per endpoint:

Maximum slack limit:  ns

☐ Pairs only

Output

Detail level:

☐ Show routing

☒ Report panel name:

☐ File name:  ...

File options

☒ Overwrite ☐ Append

☐ Console

Td command:

# Finding Critical Path location

- Choose
- “Data Path”
- “Locate Path”

The screenshot displays the TimeQuest Timing Analyzer interface. The main window shows the 'Report Timing' section with the 'Summary of Paths' tab selected. A table lists paths with columns for Slack, From Node, To Node, and Launch Clock. Path #1 is highlighted with a slack of 16.050.

The 'Tasks' pane on the left lists various reports, including 'Report Metastability', 'Diagnostic', 'Report Clocks', 'Report Clock Transfers', 'Report Unconstrained Paths', 'Report SDC', 'Report Ignored Constraints', 'Check Timing', 'Report Partitions', and 'Custom Reports'.

The 'Data Path' tab is selected, showing the 'Data Arrival Path' table. A context menu is open over the table, with the 'Locate Path...' option highlighted. The menu also includes 'Copy', 'Select All', 'Undo Sort', and 'Locate Arrival Path...'.



Slack	From Node	To Node	Launch Clock
16.050	q_int[1]	q_int[31]	clk

Total	Incr	RF	Type
0.000	0.000		
2.660	0.537	RR	CELL
6.640	3.980		



# Finding Critical Path location

- Technology Map Viewer




# Finding Critical Path location

## ■ Resource Property Editor



# Critical path - test



break




# Agenda

---

## Design Flow

- ❑ Configuring the board


# Programming the FPGA

- Power supply is Not Required
- Connect DE1 board to PC using USB cable
- Power on the board using RED button
- Push the programmer button  in Quartus




# Programming the FPGA - cont

- Push **Hardware Setup** and **Select USB-Blaster**
- Push the **Auto Detect** button
- Then double click the **<none>** and select **sof File**
- Check the “**Program configure**” box
- Push **Start** button



# Turn on the counting machine

- Watch the green LEDs as they represent bits in the counter.
- Turn the counting machine on and off by pressing SW0.



# Agenda

---


---

## Design Flow

- ❑ Debugging (Signal TAP)

# Logic Analyzer

- Captures a time window of digital data
- Uses trigger to signal capture finish



---

# Logic Analyzer Parts

- Sample Depth
    - Total number of samples in each capture (Size of the buffer)
  - Sample Clock
    - Clock that samples the data into the buffer
  - Trigger
    - A logic condition that stops the capture
  - Trigger Options
    - Pre Trigger
    - Center Trigger
    - Post Trigger
-

---

# Signal TAP Pros & Cons


- Captures real time state of FPGA internal signals and pins (up to 200MHz)
  - Connects to Quartus II through JTAG
  - Do not require huge and expensive equipment
  - Uses internal FPGA resources
    - ❑ Memory Blocks
    - ❑ Logic Elements
  - Each time the captured signals list change the design must be recompiled
-

---

# Signal TAP Features

- Up to 1024 Data Channels
  - Multiple Analyzers in One Device
    - Supports Analysis of Multiple Clock Domains
    - Each Analyzer Can Run Simultaneously
  - Multiple Analyzers in One Device
  - Up to 10 Trigger Levels Per Channel
  - Up to 128K Samples Per Channel
-


# Signal TAP - How it Works





# Activating STP in Web Edition (no license)

- Go to : Tools → Options -> Internet Connectivity -> TalkBack Options




---

# Signal TAP Usage


- Create .STP File
    - Assign Sample Clock
    - Specify Sample Depth
    - Assign Signals to STP File
    - Specify Triggering
    - Setup JTAG
  - Save .STP File & Compile with Design
  - Program Device
  - Acquire Data
-

# Create new STP File

- File → New →  
Verification/Debugging  
Files → SignalTap II  
Logic Analyzer File



# STP Components



Instance Manager


JTAG Chain Configuration

Waveform Viewer

Signal Configuration


# STP Setup

- Select USB-Blaster
  - ❑ In JTAG Configuration
- Set Sample Clock
  - ❑ Use Global Clock
  - ❑ Every Sample taken at Clock Rising Edge
  - ❑ Cannot Be Monitored as Data
- Specify Sample Depth
- Set Trigger mode
  - ❑ Sequential
  - ❑ Specify Trigger Position
    - Pre , Center , Post
  - ❑ Select Number of trigger conditions




# Adding Signals

- To open Node Finder
- In signals setup right click and select add nodes or double click.
- Important : Select SignalTap II: Pre synthesis in Filters



# Adding Signals

- Specify entity for search “Look in”
- Click List , double click signals in left window to add
- Click OK



# Setting Triggers

- All signals must satisfy trigger condition to cause data capture

auto\_sigtap\_0 Allow all changes

Node			Data Enable	Trigger Enable	Trigger Conditions	
Type	Alias	Name	41	41	1 <input checked="" type="checkbox"/> Basic	2 <input checked="" type="checkbox"/> Basic
		enable	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>		
		[-] q	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	XXXXXXXXXX	
		q[0]	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>		
		q[1]	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>		
		q[2]	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>		
		q[3]	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>		
		q[4]	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>		
		q[5]	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>		
		q[6]	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>		
		q[7]	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>		
		[+] q_int	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	XXXXXXXXXXXXXX...	XXXXXXXXXXXXXX...

Right-Click to Set Value


- Don't Care
- Low
- Falling Edge
- Rising Edge
- High
- Either Edge
- Insert Value...

Data Setup



# STP Compilation

- Save The STP file
- Open Assignments -> Settings -> SignalTap logic analyzer
  - Specify the STP File to Compile with Project



- Run Full Project Compilation and reprogram FPGA




# Acquiring Data

## ■ Signal Tap II Toolbar & STP File Controls



- Run
- Autorun
- Stop




# Agenda


---

## Design Flow

- PLLs and Templates


# Hardware Templates

- While in VHDL file push  button on the left
- In a template window select the needed logic template



# Cyclone II Clocking

- 16 Global Clocks
- 4 PLLs
- External Oscillator Must be used



---


# Cyclone II PLL

- Enables division and multiplication of clocks
  - 3 Outputs with different frequencies
  - Input clock can be only from clock pin
  - Different Phase shifts between outputs can be achieved
-

# Cyclone II PLL Structure

- Output frequencies are related each to other

$$F_{out}(i) = F_{in} \frac{m}{n \cdot g(i)}$$



# PLL

- Open MegaWizard Tools->MegaWizard Plug in manager and click Next

The screenshot shows the 'MegaWizard Plug-In Manager [page 2a]' dialog box. It is divided into two main sections. The left section, titled 'Which megafunction would you like to customize?', contains a tree view of megafunctions. The right section, titled 'Which device family will you be using?', contains a dropdown menu for 'Stratix' and a radio button selection for 'Which type of output file do you want to create?'. Below this is a text field for 'What name do you want for the output file?' and a 'Browse...' button. At the bottom are 'Cancel', '< Back', 'Next >', and 'Finish' buttons.

Annotations with red arrows point to the following elements:

- Open I/O**: Points to the 'I/O' folder in the megafunction tree.
- Select VHDL**: Points to the 'VHDL' radio button.
- Set Name**: Points to the text field containing 'C:\work\CPU Architecture\2010 Aleph\FPGA Test\PLL'.
- Select ALTPLL**: Points to the 'ALTPLL' megafunction in the tree.
- Click Next**: Points to the 'Next >' button.

Additional text in the dialog box includes:

- 'Which megafunction would you like to customize? Select a megafunction from the list below'
- 'Which device family will you be using? Stratix'
- 'Which type of output file do you want to create?':
  - ☐ AHDL
  - ☒ VHDL
  - ☐ Verilog HDL
- 'What name do you want for the output file? Browse...':
  - C:\work\CPU Architecture\2010 Aleph\FPGA Test\PLL
- ☐ Return to this page for another create operation
- Note: To compile a project successfully in the Quartus II software, your design files must be in the project directory, in the global user libraries specified in the Options dialog box (Tools menu), or a user library specified in the User Libraries page of the Settings dialog box (Assignments menu).
- Your current user library directories are:



# PLL Cont

General/Modes > Inputs/Lock > Clock switchover

Currently selected device family: Cyclone II

☒ Match project/default

Able to implement the requested PLL

PLL

inclk0  
areset

inclk0 frequency: 100.000 MHz  
Operation Mode: Normal

Clk	Ratio	Ph (dg)	DC (%)
c0	1/1	0.00	50.00

c0  
locked

Cyclone II

General

Which device speed grade will you be using? 6

☐ Use military temperature range devices only

What is the frequency of the inclk0 input? 100.00 MHz

☐ Set up PLL in LYDS mode

Data rate: 300.000 Mbps

PLL type

Which PLL type will you be using?

☐ Fast PLL

☐ Enhanced PLL

☒ Select the PLL type automatically

Operation mode

How will the PLL outputs be generated?

☒ Use the feedback path inside the PLL

☒ In Normal Mode

☐ In Source-Synchronous Compensation Mode

☐ In Zero Delay Buffer Mode

1. Set Input Clock

2. Click Next

# PLL Cont.

General/Modes > Inputs/Lock > Clock switchover

PLL

inclk0  
areset

inclk0 frequency: 100.000 MHz  
Operation Mode: Normal

Clk	Ratio	Ph (dg)	DC (%)
c0	1/1	0.00	50.00

c0  
locked

Cyclone II

Able to implement the requested PLL

Optional inputs

- ☐ Create an 'pllena' input to selectively enable the PLL
- ☒ Create an 'areset' input to asynchronously reset the PLL
- ☐ Create an 'pfdena' input to selectively enable the phase/freq. detector

Lock output

- ☒ Create 'locked' output
- ☐ Enable self-reset on loss of lock
- ☐ Hold 'locked' output low for 1048575 cycles after the PLL initializes

Advanced PLL parameters

Using these parameters is recommended for advanced users only

- ☐ Create output file(s) using the 'Advanced' PLL parameters
  - Configurations with output clock(s) that use cascade counters are not supported

Uncheck and Click Next twice

# PLL Cont

1 Parameter Settings 2 Output Clocks 3 EDA 4 Summary

clk c0 > clk c1 > clk c2 >

PLL

inclk0  
areset

inclk0 frequency: 100.000 MHz  
Operation Mode: Normal

Clk	Ratio	Ph (dg)	DC (%)
c0	1/1	0.00	50.00

c0 locked

Cyclone II

c0 - Core/External Output Clock  
Able to implement the requested PLL

☒ Use this clock

Clock Tap Settings

☐ Enter output clock frequency:

☒ Enter output clock parameters:

Clock multiplication factor

Clock division factor

Clock phase shift

Clock duty cycle (%)

More Details >>

Requested settings

100.00000000 MHz

Actual settings

100.000000

1

1

<< Copy

0.00 deg

0.00

90.00

50.00

Set Output Clock Frequency

Or Select the factors

Click finish or Next to add additional clocks

Per Clock Feasibility Indicators

c0 c1 c2

---

# References

- Quartus user manual
  - DE1 board data sheet
  - Altera web site.
  - Cyclone II Data sheet
-

---

Any questions?

---