MIPS lab

CPU Architecture

Agenda

Mips Assembler And Runtime Simulator (MARS)

Building an example code on MARS

Simulating MIPS CPU using MARS and Modelsim

Mips Assembler And Runtime Simulator (MARS)

Intro to MARS

- Loading data and
- MIPS Architecture

- 1. Edit display is indicated by highlighted tab.
- 2, 3. Typical edit and execute operations are available through icons and menus, dimmed-out when unavailable or not applicable.
- 4. WYSIWYG editor for MIPS assembly language code.

Data segment and comments

- data part starts with reserved word
- .data
- each data array has a label, a type reset value and range
- A: .word 0:10
- comments are marked with #


example

```
.data #data part starts herei: .word 1 #initial value of i is 1.text #code part starts here
```

•

•

After compiling, the address of labels and memory content can be viewed



Instruction overview

Field Size	6-bits	5-bits	5-bits	5-bits	5-bits	6-bits
R- Format	Opcode	Rs	Rt	Rd	Shift	Function
I - Format	Opcode	Rs	Rt	Address/immediate value		
J - Format	Opcode	Branch target address				

example code

$$A = B + C$$
.

LW \$2, B ;Register LW \$3, C ;Register ADD \$4, \$2, \$3 ;Register

SW \$4, A

;Register 2 = value of memory at address B

;Register 3 = value of memory at address C

;Register 4 = B + C


;Value of memory at address A = Register 4

Instruction overview

Mnemonic	Format	Opcode Field	Function Field	Instruction
Add	R	0	32	Add
Addi	I	8	-	Add Immediate
Addu	R	0	33	Add Unsigned
Sub	R	0	34	Subtract
Subu	R	0	35	Subtract Unsigned
And	R	0	36	Bitwise And
Or	R	0	37	Bitwise OR
SII	R	0	0	Shift Left Logical
Srl	R	0	2	Shift Right Logical
SIt	R	0	42	Set if Less Than
Lui	I	15	-	Load Upper Immediate
Lw	I	35	-	Load Word
Sw	I	43	-	Store Word
Beq	I	4	-	Branch on Equal
Bne	I	5	-	Branch on Not Equal
J	J	2	-	Jump
Jal	J	3	-	Jump and Link (used for Call)
Jr	R	0	5/9/20 8 5 kol	Jump Register (used for aman@post.bgu. Reitumh) 9

Data transfer instructions examples

Category	Instruction	Example	Meaning	Comments
	load word	lw \$s1,20(\$s2)	\$s1 = Memory[\$s2 + 20]	Word from memory to register
	store word	sw \$s1,20(\$s2)	Memory[\$s2 + 20] = \$s1	Word from register to memory
1	load half	1h \$s1,20(\$s2)	\$s1 = Memory[\$s2 + 20]	Halfword memory to register
	load half unsigned	1hu \$s1,20(\$s2)	\$s1 = Memory[\$s2 + 20]	Halfword memory to register
	store half	sh \$s1,20(\$s2)	Memory[\$s2 + 20] = \$s1	Halfword register to memory
Data	load byte	1b \$s1,20(\$s2)	\$s1 = Memory[\$s2 + 20]	Byte from memory to register
transfer	load byte unsigned	1bu \$s1,20(\$s2)	\$s1 = Memory[\$s2 + 20]	Byte from memory to register
	store byte	sb \$s1,20(\$s2)	Memory[\$s2 + 20] = \$s1	Byte from register to memory
	load linked word	11 \$s1,20(\$s2)	\$s1 = Memory[\$s2 + 20]	Load word as 1st half of atomic swap
	store condition. word	sc \$s1,20(\$s2)	Memory(\$s2+20]=\$s1;\$s1=0 or 1	Store word as 2nd half of atomic swap
	load upper immed.	lui \$s1,20	\$s1 = 20 * 2 ¹⁶	Loads constant in upper 16 bits



Processor Memory

10

kolaman@post.bgu.ac.il עמיר קולאמן

Code segment and comments

- code part starts with
- .text
- comments are marked with #

Register types

- \$0 or \$zero always contains 0.
- \$t0 \$t9 use for temporary storage of data
- \$s0 \$s7 use to hold address locations in memory
- \$a0 \$a3 use as arguments to system calls
- \$v0 and \$v1 use as arguments to system calls



 Registers are used as their purpose and when the user wants their information to be saved when a procedure is called


Name Register number		Usage	Preserved on call?
\$zero	0	The constant value 0	n.a.
\$v0-\$v1	2–3	Values for results and expression evaluation	no
\$a0-\$a3	4–7	Arguments	no
\$t0-\$t7	8–15	Temporaries	no
\$s0-\$s7	16-23	Saved	yes
\$t8-\$t9	24–25	More temporaries	no
\$gp	28	Global pointer	yes
\$sp	29	Stack pointer	yes
\$fp	30	Frame pointer	yes
\$ra	31	Return address 5/9/2015 kolaman@post.bc	yes עמיר קולאמו 13



Source and basic columns in the execute tab

- Source is the instruction we wrote
- Basic is the real instruction that is encoded to language

Basic				Source
lw \$9,0x00000000(\$0)	6:	lw \$t1,0	#\$t1=i	



Addressing types examples

lw \$t2,0


1. Immediate addressing **Immediate**

add \$t5,\$t3,\$t4

lw \$t2,0(\$s0)


beg \$t0,\$zero,ELSE





Pseudodirect addressing

PC




Memory

Word

text/data segment location in memory

- If we use immediate addressing we assume that our data starts at 0
- To setup the address of text and data go to
- Settings Memory
 Configuration


lw \$t1,0 #\$t1=i



text/data segment location in memory


Basic Source
lw \$9,0x00000000(\$0) 6: lw \$t1,0 #\$t1=i

- Default base address of .data is 0x10010000
- Default base address of .text is 0x00400000
- We may change the data/text to start at address
 0



Debugging

- We can set the run speed to a costume speed and view the register/memory change as the occur.
- We can Reset and run by step.
- We can also set a break point.



Addressing types

lw \$t2,0


Immediate addressing

op rs rt Immediate

add \$t5,\$t3,\$t4

lw \$t2,0(\$s0)

Register addressing



+


Byte Halfword

Word

beq \$t0,\$zero,ELSE


PC-relative addressing

Register




j END

5. Pseudodirect addressing



Using base addressing

- IF we use base addressing there is no need to constraint our data to start at 0.
- No need to change the memory settings.



Using base addressing

- We need to load the address of label i into a register.
- What instruction should we use?

op rs rt Address Register Register How mory Byte Halfword Word

Pseudo Instructions

- la is not real it is a pseudo instruction
- Used only to make the assembly code shorter and more readable.
- We can view the real instruction in the Execute tab under Basic column

Execute					
ct Segment					
Address	Code	Basic			Source
0x00400000	0x3c011001	lui \$1,0x00001001	11:	la \$s0,i	
0x00400004	0x34300000	ori \$16,\$1,0x00000000			
0x00400008	0x8e090000	lw \$9,0x00000000(\$16)	12:	lw \$t1,0	(\$s0) #\$t1=i



• Exercise:

load immediate number 2³¹ to register \$s l

Logical instructions examples

Category	Instruction		Example	Meaning	Comments
	and	and	\$s1,\$s2,\$s3	\$s1 = \$s2 & \$s3	Three reg. operands; bit-by-bit AND
	or	or	\$\$1,\$\$2,\$\$3	\$s1 = \$s2 \$s3	Three reg. operands; bit-by-bit OR
	nor	nor	\$s1,\$s2,\$s3	\$s1 = ~ (\$s2 \$s3)	Three reg. operands; bit-by-bit NOR
Logical	and immediate	andi	\$s1,\$s2,20	\$s1 = \$s2 & 20	Bit-by-bit AND reg with constant
1	or immediate	ori	\$s1,\$s2,20	\$s1 = \$s2 20	Bit-by-bit OR reg with constant
	shift left logical	s11	\$s1,\$s2,10	\$s1 = \$s2 << 10	Shift left by constant
	shift right logical	srl	\$s1,\$s2,10	\$s1 = \$s2 >> 10	Shift right by constant

• Exercise:

load immediate number 2³⁰+1 to register \$s1

Pseudo Instruction examples

```
li $t1,0x8000
              # $t l
ori $s1,$zero,0x8000 #real instruction
li $t1,0x80000 # $t1
lui $s1,0x8 #real instruction
ori $s1,$zero,0x0000 #real instruction
la $s |, label # $s | <- address of label same as
lui $s1,0x8 #real instruction
ori $s1,$zero,0x0000 #real instruction
move $t1,$t2 #move contents of $t2 to $t1 same as
addu $t1,$zero,$t2 #real instruction
```

Addressing types

lw \$t2,0

Immediate addressing

op rs rt Immediate


add \$t5,\$t3,\$t4

lw \$t2,0(\$s0)


2. Register addressing



Base addressing




beq \$t0,\$zero,ELSE



j END

5. Pseudodirect addressing



Conditional branch instructions examples

Category	Instruction	Example	Meaning	Comments
	branch on equal	beq \$s1,\$s2,25	if (\$s1 == \$s2) go to PC + 4 + 100	Equal test; PC-relative branch
	branch on not equal	bne \$s1,\$s2,25	if (\$s1!= \$s2) go to PC + 4 + 100	Not equal test; PC-relative
Conditional	set on less than	slt \$s1,\$s2,\$s3	if (\$s2 < \$s3) \$s1 = 1; else \$s1 = 0	Compare less than; for beq, bne
branch	set on less than unsigned	sltu \$s1,\$s2,\$s3	if (\$s2 < \$s3) \$s1 = 1; else \$s1 = 0	Compare less than unsigned
	set less than immediate	slti \$s1,\$s2,20	if (\$s2 < 20) \$s1 = 1; else \$s1 = 0	Compare less than constant
	set less than immediate unsigned load linked word	sltiu \$s1,\$s2,20	if (\$s2 < 20) \$s1 = 1; else \$s1 = 0 \$s1 = Memory(\$s2 + 20)	Compare less than constant unsigned Load word as 1st half of atomic swap

 In assembly it is more convenient to mark jump locations by label.

Addressing types

lw \$t2,0

1. Immediate addressing

Register addressing

OP

op rs rt Immediate


... funct

add \$t5,\$t3,\$t4

lw \$t2,0(\$s0)


beq \$t0,\$zero,ELSE


j END




Registers

Register





5. Pseudodirect addressing



Arithmetic instructions


Category	Instruction	Exa	mple	Meaning	Comments
	add	add \$s1	,\$s2,\$s3	\$s1 = \$s2 + \$s3	Three register operands
Arithmetic	subtract	sub \$s1	,\$s2,\$s3	\$s1 = \$s2 - \$s3	Three register operands
	add immediate	addi \$s1	,\$s2,20	\$s1 = \$s2 + 20	Used to add constants

- Exercise:
- Write down the assembly code of

Assembly code example

$$\$s0 = f, \$s1 = g, \$s2 = h, \$s3 = i, \$s4 = j$$

- if (i<j)f=g+h
- else
 - ∘ f=g-h



Addressing types

lw \$t2,0

Immediate addressing

2. Register addressing

OP

QD


rs

op rs rt Immediate

add \$t5,\$t3,\$t4

lw \$t2,0(\$s0)

beq \$t0,\$zero,ELSE




Registers

Memory


Word

... funct



Address

rt



j END

Unconditional jump instructions examples

Category	Instruction	Example	Meaning	Comments
I la a su dista a a l	jump	j 2500	go to 10000	Jump to target address
Unconditional	jump register	jr \$ra	go to \$ra	For switch, procedure return
jump	jump and link	jal 2500	\$ra = PC + 4; go to 10000	For procedure call

is there a difference between

loop: beq \$t0,\$t0,loop

loop2: j loop

MIPS Instruction Set

Instruction overview

MIPS assembly practice

Instruction encoding

Instruction encoding

Field Size	6-bits	5-bits	5-bits	5-bits	5-bits	6-bits
R- Format	Opcode	Rs	Rt	Rd	Shift	Function
I - Format	Opcode	Rs	Rt	Address/immediate value		
J - Format	Opcode	Branch target address				

- 3 instruction types
- R register
- I immediate/address types
- J jump type

aRithmetic instruction format

Mnemonic	Format	Opcode Field	Function Field	Instruction
Add	R	0	32	Add
Addu	R	0	33	Add Unsigned
Sub	R	0	34	Subtract
Subu	R	0	35	Subtract Unsigned
And	R	0	36	Bitwise And
Or	R	0	37	Bitwise OR
SII	R	0	0	Shift Left Logical
Srl	R	0	2	Shift Right Logical
SIt	R	0	42	Set if Less Than
Jr	R	0	8	Jump Register (used for Return)

Field Size	6-bits	5-bits	5-bits	5-bits	5-bits	6-bits
R- Format	Opcode	Rs	Rt	Rd	Shift	Function

- Rs, Rt source registers
- Rd destination register



- Encode the following commands
- add \$t0 to \$s2 and save it in \$t0

ор	rs	rt	rd	address/ shamt	funct
0	18	8	8	0	32
000000	10010	01000	01000	00000	100000

Data transfer format

Mnemonic	Format	Opcode Field	Function Field	Instruction
Addi	I	8	-	Add Immediate
Lui		15	-	Load Upper Immediate
Lw	I	35	-	Load Word
Sw	I	43	-	Store Word
Beq	I	4	-	Branch on Equal
Bne	I	5	-	Branch on Not Equal

Field Size	6-bits	5-bits	5-bits	5-bits	5-bits	6-bits	
I - Format	Opcode	Rs	Rt	Address/immediate value			

- Rs source register
- Rt destination register
- Branch jump to address 2¹⁶ bytes from current PC+4

Jump instruction format

	Mnemonic	Format	Opcode Field	Function Field	Instruction
00000	J	J	2	-	Jump
	Jal	J	3	-	Jump and Link (used for Call)

Field Size	6-bits	5-bits	5-bits	5-bits	5-bits	6-bits	
J - Format	Opcode	Branch target address					

Unconditional jump for address up to 2²⁶
 bytes from current PC+4

MIPS op-code encoding matrix


			•	op(31:26)				
28–26	0(000)	1(001)	2(010)	3(011)	4(100)	5(101)	6(110)	7(111)
31-29								
0(000)	R-format	B1tz/gez	jump	jump & link	branch eq	branch ne	blez	bgtz
1(001)	add immediate	addiu	set less than imm.	set less than imm. unsigned	andi	ori	xori	load upper immediate
2(010)	TLB	F1Pt						
3(011)								
4(100)	load byte	load half	1w1	load word	load byte unsigned	load half unsigned	lwr	
5(101)	store byte	store half	sw1	store word			swr	
6(110)	load linked word	1wc1						
7(111)	store cond. word	swc1						


MIPS R-type function encoding matrix

2-0	0(000)	1(001)	2(010)	3(011)	4(100)	5(101)	6(110)	7(111)
	0(000)	1(001)	2(010)	3(011)	4(100)	3(101)	0(110)	7(111)
5–3						-		
0(000)	shift left logical		shift right logical	sra	sllv		srlv	srav
1(001)	jump register	jalr			syscall	break		
2(010)	mfhi	mthi	mflo	mt1o				
3(011)	mult	multu	div	divu				
4(100)	add	addu	subtract	subu	and	or	xor	not or (nor)
5(101)			set 1.t.	set l.t. unsigned				
6(110)								
7(111)								1

Exporting text and code segments


- Exporting code and data using Dump Memory option.
- Make sure Intel hex format





Exported data file in a text editor

- Important columns are
- Address and Data
- Less important
- number of bytes in data.
- checksum
- hex record type



Exported files can be opened in a

text editor

 text is encoded in regular hex format

```
:040000008C1100005F
    :040004008C12000456
    :040008008C1300084D
    :04000C000232402F52
    :0400100011000002D9
    :0400140002729820BC
    :0400180011080001ca
    :04001C0002719822B3
    :04002000AC13000815
    :00000001FF
10
```

Location of the exported files


- Dump files should be saved in the quartus directory.
- They are referenced in Mega-Function entity called
- altsyncram

```
inst_memory: altsyncram


GENERIC MAP (
    operation_mode => "ROM",
    width_a => 32,
    widthad_a => 8,
    lpm_type => "altsyncram",
    outdata_reg_a => "UNREGISTERED",
    init_file => "program.hex",
    intended_device_family => "Cyclone"
```

```
GENERIC MAP
    operation mode => "SINGLE PORT",
    width a \Rightarrow 32,
    widthad a => 8,
    lpm type => "altsyncram",
    outdata reg a => "UNREGISTERED",
    init file => 'dmemory.hex',
    intended device family => "Cyclone"
PORT MAP
    wren a => memwrite,
    clock0 => write clock,
    address a => address,
    data a => write data,
q a => read data );
5/9/201<del>5</del> kolaman@post.bgu.ac.i
```


Load Instruction




R-type instruction



Branch equal Instruction



Full diagram of our MIPS



PROJECT PART 3 OVERVIEW