FPGA

CPU Architecture


Agenda

- What is a programmable logic
- What is an FPGA
- Altera Cyclone II 20 FPGA
- Design Flow
 - Coding
 - Compiling
 - Pin Assignment
 - Configuring the board
 - Debugging (Signal TAP)
 - PLLs and Templates

Agenda

What is a programmable logic

Digital Semiconductor Chips



ASICs

Application Specific Integrated Circuits

Microprocessors Microcontrollers

FPGA & CPLD

Programmable logic


- An integrated circuit that can be programmed/reprogrammed with a digital logic of a curtain level.
- Started at late 70s and constantly growing
- Now available of 100th K Flip-Flops in a single chip.

Advantages

- Short Development time
- Reconfigurable
- Saves board space
- Flexible to changes
- No need for ASIC expensive design and production
- Fast time to market
- Bugs can be fixed easily

How it Began (70's): PLA

- Programmable Logic Array
- First programmable device
- 2-level and-or structure
- One time programmable





Agenda

What is an FPGA

FPGA - Field Programmable Gate Array

- Programmable logic blocks (Logic Element "LE") Implement combinatorial and sequential logic. Based on LUT and DFF.
- Programmable I/O blocks Configurable I/Os for external connections supports various voltages and tri-states.
- Programmable interconnect
 Wires to connect inputs , outputs and logic blocks.
 - □ clocks
 - short distance local connections
 - long distance connections across chip






Configuring LUT

- LUT is a RAM with data width of 1bit.
- The contents are programmed at power up


Required Function



Truth Table


Α	b	С	у
0	0	0	1
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	1

Programmed LUT



Special FPGA functions

- Internal SRAM
- Embedded Multipliers and DSP blocks
- Embedded logic analyzer
- PLLs
- Embedded CPUs
- High speed I/O
- DDR/DDRII/DDRIII SDRAM interfaces



Processors

Instruction Flexibility 90% Area Overhead (Cache, Predictions)

FPGA

Device-wide flexibility 99% Area Overhead (Configuration)

ASIC

No Flexibility 20% Area Overhead (Testing)

Usages

- Small quantity products
- Reconfigurable systems
- Upgradeable systems
- ASIC prototyping and emulation
- Education

Manufacturers

- Xilinx
- Altera
- Lattice
- Actel








We will work with Altera FPGAs

Agenda


Altera Cyclone II 20 FPGA

Cyclone II - 20

- 18,752 LEs
- 52 M4K RAM blocks
- 240K total RAM bits
- 52 9x9 multipliers
- 4 PLLs
- 16 Clock networks
- 315 user I/O pins
- SRAM Based volatile configuration




Cyclone II Internals




Cyclone II Logic Array

 Build of LABs (logic array blocks) and reconfigurable interconnect




Cyclone II Logic Array Block (LAB)

- 16 LEs
- Local Interconnect
- LE carry chains
- Register chains
- LAB Control Signals
 - 2 CLK
 - 2 CLK ENA
 - □ 2 ACLR
 - 1 SCLR
 - 1 SLOAD




Cyclone II Logic Element (LE)




LE in Normal Mode

Suitable for general logic applications and combinational functions.




LE in Arithmetic Mode

 Ideal for implementing adders, counters, accumulators, and comparators.



Cyclone II I/O Features

- In/Out/Tri-state
- Fast Registers option




M4K Memory Blocks

- True Dual port RAM/ROM with dual clock
- Variable data width
 - □ 4K×1, 2K×2, 1K×4, 512×8, 512×9, 256×16, 256×18
 - □ 128×32, 128×36 (not available in true dual-port mode)
- Input data and address are registered
 - 1 Clock Write latency
- Output data can be registered
 - Read latency of 1 or 2 clocks
- Byte Enable


Cyclone II Memory Structure

- Read latency of 1-2 clocks
- Write latency of 1 clocks



Cyclone II Multipliers


- 18x18 or 2 9x9 modes
- Up to 250MHz Performance




Delays and maximal frequency

- Gate delay (Tpd_{logic}) Delay of logic element
- DFF delay (Tco)
- Setup time (Tsu) Very small.


Interconnect delay (Tpd_{interconnect})





Maximum Frequency is the fastest speed a circuit containing flip-flops can operate.

Design flow



Design Rules

	ASIC	FPGA
Adder	CLA	Ripple Carry
Latch	Not	Not
	Recommended	Recommended
Gated clock	Commonly used	Unacceptable
Tri-State	Commonly used	Only at I/O
Async RAM	Commonly used	Only Small

Break




Agenda

Design Flow

Coding and Compiling


Altera DE1 FPGA Board

- Cyclone II EP2C20F484C6 FPGA
- 50MHz,27MHz and 24MHz oscillators for clock sources
- 4 pushbuttons
- 10 toggle switches
- 10 red and 8 Green LEDs
- 24-bit audio CODEC
- VGA DAC
- RS-232 interface
- SD Card socket
- PS/2 mouse/keyboard Interface
- Two 40-pin Expansion Headers
- 512KB SRAM, 8MB SDRAM,4MB Flash



Quartus II Version 10.1

- Synthesis tool
- Place and Route
- Simulator
- Debugger
- Programmer
- And much more




Project Files description

- .qpf Project file
- .qsf Settings file (timing, constrains, pin)
- .vhd Design file, must be at least a top level design file, its ports are directly connected to physical pins
- .stp Signal Tap file
- .vwf Simulation Waveform file
- .sof FPGA programming file

What is a Top Level

- Serves as a top level entity
- Connects to FPGA physical pins



Example application

- 32bit behavioral counter with enable
- 8 MSB connected to green LEDs
- Enable connected to switch
- Clock to 50MHz onboard oscillator

Example Code

```
library ieee;
use ieee.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;
entity counter is port (
          clk,enable : in std_logic;
                    : out std_logic_vector (7 downto 0));
end entity;
architecture rtl of counter is
     signal q_int : std_logic_vector (31 downto 0);
begin
     process (clk)
     begin
          if (rising_edge(clk)) then
               if enable = '1' then
                    q_{int} \ll q_{int} + 1;
               end if;
          end if:
     end process;
     q <= q_int(31 downto 24); -- Output only 8MSB
end rtl;
```

Exercise 1 – Coding and compiling

- Duration 5 minutes
- Purpose
 - create a project,
 - add a VHDL file and compile
 - view the RTL drawing
 - Add system constraints
 - Perform full synthesis

Exercise 1 – Starting New Project


- Open Quartus II
- Start Wizard File->New Project Wizard and Click Next,
- Specify Name of Project inside directory \lab2\ex1\ and click Next
- Add existing file "ex1.vhd" and click Next
- Specify FPGA
 - Cyclone II, EP2C20F484C6
- Click Next, Next and Finish

Exercise 1 – Compilation

- We can also create new files: File->New
- Set compilation order Assignments ->Settings->Files
- Change Top level to the name of the entity in ex1.vhd Assignments->Settings->General ->Top-level entity
- Analyze the project : Push Buttor
- View resource utilization at "Compilation Report"
- How many elements? What is the area?

Exercise 1 – Viewing Synthesis results

- View the RTL (Register Transfer Level)
 - Tools -> Netlist Viewers -> RTL viewer



- Technology Synthesis
 - Tools -> Netlist Viewers -> Technology map viewer

Exercise 1 – Setting system constrains

- Create new SDC file : File -> New ->Other Files -> Synopsys Design Constrains
- Type clocks constrains and Save , Example :

```
# For each input clock to the design (clock pin)
# must call CREATE_CLOCK Command


create_clock -name {clk} -period 20.000 [get_ports {clk}]
# clock name in ns pin name

#if PLLs are used DERIVE_PLL_CLOCKS must be called
#in order to recognise output PLL clocks

derive_pll_clocks
```

Exercise 1 – Setting system constrains

- Go to : Assignments->Settings->TimeQuest Timing Analyzer
- Add the SDC file




Agenda

Design Flow

Pin Assignment

Pin Assignments

Open Pin Planner (Assignments -> Pin Planner)



Pin Assignments

- clk to Clock_50
- enable to Sw[0]
- q[0]..q[7] to LED Green[0]..[7]


Full compilation


Press Button

 After compilation open timing analyzer in compilation report and see that all timings are OK.


Compilation Report I:/FPGA/counter.vhd SDC1.sd Slow Model Fmax Summary Table of Contents Fmax Restricted Fmax Clock Name Note Flow Log 253, 16 MHz 253, 16 MHz Analysis & Synthesis ▶ ☐ Fitter Assembler TimeQuest Timing Analyzer Check timing difference Summary Parallel Compilation between Fast Model and SDC File List Clocks Slow Model. Which is the Slow Model Fmax Summary worst case for hold time? Setup Summary Hold Summary Recovery Summary Setup time? Removal Summary Minimum Pulse Width Summary Worst-Case Timing Paths Datasheet Report Fast Model

- Start TimeQuest
- Right click Report
 Timing > Start







Choose "Report Timing"




- Choose
- "Data Path"
- "Locate Path"





Technology Map Viewer






Resource Property Editor






Critical path - test



break



Agenda

Design Flow


Configuring the board

Programming the FPGA

- Power supply is Not Required
- Connect DE1 board to PC using USB cable
- Power on the board using RED button
- Push the programmer button with in Quartus


Programming the FPGA - cont

- Push Hardware Setup and Select USB-Blaster
- Push the Auto Detect button
- Then double click the <none> and select sof File
- Check the "Program configure" box
- Push Start button



Turn on the counting machine

- Watch the green LEDs as they represent bits in the counter.
- Turn the counting machine on and off by pressing SW0.




Agenda

Design Flow

Debugging (Signal TAP)

Logic Analyzer

- Captures a time window of digital data
- Uses trigger to signal capture finish



Logic Analyzer Parts

Sample Depth

 Total number of samples in each capture (Size of the buffer)

Sample Clock

Clock that samples the data into the buffer

Trigger

A logic condition that stops the capture

Trigger Options

- Pre Trigger
- Center Trigger
- Post Trigger


Signal TAP Pros & Cons

- Captures real time state of FPGA internal signals and pins (up to 200MHz)
- Connects to Quartus II through JTAG
- Do not require huge and expensive equipment
- Uses internal FPGA resources
 - Memory Blocks
 - Logic Elements
- Each time the captured signals list change the design must be recompiled

Signal TAP Features


- Up to 1024 Data Channels
- Multiple Analyzers in One Device
 - Supports Analysis of Multiple Clock Domains
 - Each Analyzer Can Run Simultaneously
- Multiple Analyzers in One Device
- Up to 10 Trigger Levels Per Channel
- Up to 128K Samples Per Channel

Signal TAP - How it Works



Activating STP in Web Edition (no license)

Go to : Tools → Options -> Internet Connectivity > TalkBack Options




Signal TAP Usage


- Create .STP File
 - Assign Sample Clock
 - Specify Sample Depth
 - Assign Signals to STP File
 - Specify Triggering
 - Setup JTAG
- Save .STP File & Compile with Design
- Program Device
- Acquire Data

Create new STP File

□ File → New →
 Verification/Debugging
 Files → SignalTap II
 Logic Analyzer File




STP Components




STP Setup

- Select USB-Blaster
 - In JTAG Configuration
- Set Sample Clock
 - Use Global Clock
 - Every Sample taken at Clock Rising Edge
 - Cannot Be Monitored as Data
- Specify Sample Depth
- Set Trigger mode
 - Sequential
 - Specify Trigger Position
 - Pre , Center , Post
 - Select Number of trigger conditions




Adding Signals

- To open Node Finder
- In signals setup right click and select add nodes or double click.
- Important : Select SignalTap II: Pre synthesis in Filters




Adding Signals

- Specify entity for search "Look in"
- Click List, double click signals in left window to add
- Click OK



Setting Triggers

All signals must satisfy trigger condition to cause data capture




STP Compilation

Save The STP file

Open Assignments -> Settings -> SignalTap logic

analyzer

Specify the STP File to Compile with Project



Run Full Project Compilation and reprogram FPGA




Acquiring Data

Signal Tap II Toolbar & STP File Controls



- Run
- Autorun
- Stop



Agenda

Design Flow


PLLs and Templates

Hardware Templates

While in VHDL file push button on the left


In a template window select the needed logic template

template



Cyclone II Clocking

- 16 Global Clocks
- 4 PLLs
- External Oscillator Must be used




Cyclone II PLL

- Enables division and multiplication of clocks
- 3 Outputs with different frequencies
- Input clock can be only from clock pin
- Different Phase shifts between outputs can be achieved

Cyclone II PLL Structure


Output frequencies are related each to other

$$Fout(i) = Fin \frac{m}{n \cdot g(i)}$$




PLL

 Open MegaWisard Tools->MegaWisard Plug in manager and click Next




PLL Cont




1. Set Input Clock

2. Click Next

PLL Cont.



PLL Cont



References

- Quartus user manual
- DE1 board data sheet
- Altera web site.
- Cyclone II Data sheet

Any questions?