# Part 1: Design of a (parameterizable) ALU

The op-code table, and definition for each flag:

CATEGORY	FUNCTION	OPCODE
Identity:	ALU_OUT <= A	0000
Bit-wise logic:	ALU_OUT <= A AND B	0100
	ALU_OUT <= A OR B	0101
	ALU_OUT <= A XOR B	0110
	ALU_OUT <= NOT A	0111
Arithmetic:	$ALU_OUT \le A + 1$	1000
	ALU_OUT <= A - 1	1001
	$ALU_OUT \le A + B$	1010
	$ALU_OUT \ll A - B$	1011
Shift:	ALU_OUT <= Arithmetic shift left A by X bits	1100
	ALU_OUT <= Arithmetic shift right A by X bits	1101
	ALU_OUT <= Rotate left A by X bits	1110
	ALU_OUT <= Rotate right A by X bits	1111

Flags(0): OUT = 0Flags(1):  $OUT \neq 0$ Flags(2): OUT = 1Flags(3): OUT < 0Flags(4): OUT > 0 $OUT \le 0$ Flags(5): Flags(6):  $OUT \ge 0$ Flags(7): Overflow

#### **VHDL Code for ALU:**

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use work.DigEng.ALL;
use IEEE.NUMERIC STD.ALL;
-- This module implements the Arithmetic logic unit of the CPU
-- The module is only consisted of combinational logic units
entity ALU is
   generic(data size : natural := 8);
    Port ( A : in STD LOGIC VECTOR (data size-1 downto 0); -- Input data
           B : in STD LOGIC VECTOR (data size-1 downto 0); -- Input data
           -- This signal determines For How many positions we are shifting
           X : in STD LOGIC VECTOR (log2 (data size) -1 downto 0);
           Opcode : in STD LOGIC VECTOR(3 downto 0);
                                                          -- This control signal determines
                                                          -- which operation is done by ALU
           flags : out STD LOGIC VECTOR(7 downto 0);
                                                          -- The output which shows the characteristics
                                                           -- of the output of ALU operation
          ALU out : out STD LOGIC VECTOR (data size-1 downto 0)); -- output parallel data
end ALU;
architecture Behavioral of ALU is
signal ALU out int : SIGNED (data size-1 downto 0);
begin
-- The data output of the ALU is assigned its respective value based on the opcode
-- It's implemented using a mux and other combinational gates
```

```
with opcode select
                                                                     when "0000",
   ALU out int <= signed(A)
                    signed (A and B)
                                                                     when "0100",
                    signed (A or B)
                                                                     when "0101",
                    signed (A xor B)
                                                                     when "0110",
                    signed (not A)
                                                                     when "0111",
                    signed(A) + 1
                                                                     when "1000",
                    signed(A) - 1
                                                                     when "1001",
                    signed(A) + signed(B)
                                                                     when "1010",
                    signed(A) - signed(B)
                                                                     when "1011",
                    shift left(signed(A), to integer(unsigned(X)))
                                                                     when "1100",
                    shift right(signed(A), to integer(unsigned(X)))
                                                                     when "1101",
                    rotate left(signed(A), to integer(unsigned(X)))
                                                                     when "1110",
                    rotate right(signed(A), to integer(unsigned(X))) when "1111",
                    (others => '0')
                                                                     when others;
-- The flags are assigned values based on output of ALU
-- and opcode
-- The overflow condition for addition only happens when inputs have the same sign but the output has a
-- different sign
-- In signed data the MSB indicates the sign of our number
-- For subtraction operation the principle is the same but it should be considered that the sign of second
-- operand is negated
-- In Increment by 1 operation, we can only have an overflow for positive numbers
-- In decrement by 1 operation, we can only have an overflow for negative numbers
   flags(0) <= '1'
                      when ALU out int = 0 else '0';
   flags(1) <= '1'
                      when ALU out int /= 0 else '0';
   flags(2) <= '1'
                      when ALU out int = 1 else '0';
   flags(3) \leftarrow 11
                      when ALU out int < 0 else '0';</pre>
   flags(4) \leftarrow 11
                      when ALU out int > 0 else '0';
   flags(5) \leftarrow 11
                      when ALU out int <= 0 else '0';
                      when ALU out int >= 0 else '0';
```

#### VHDL code for the testbench:

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use work.DigEng.ALL;
use IEEE.NUMERIC_STD.ALL;

entity ALU_tb is
end ALU_tb;
architecture Behavioral of ALU_tb is

constant data_size : natural := 16;

signal A : STD_LOGIC_VECTOR (data_size-1 downto 0);
signal B : STD_LOGIC_VECTOR (log2 (data_size)-1 downto 0);
signal X : STD_LOGIC_VECTOR (log2 (data_size)-1 downto 0);
signal Opcode : STD_LOGIC_VECTOR (3 downto 0);
signal flags : STD_LOGIC_VECTOR (7 downto 0);
signal ALU_out : STD_LOGIC_VECTOR (data_size-1 downto 0);
```

```
type test vector is record
       A : STD LOGIC VECTOR (data size-1 downto 0);
       B : STD LOGIC VECTOR (data size-1 downto 0);
       X : STD LOGIC VECTOR (log2 (data size) -1 downto 0);
       Opcode : STD LOGIC VECTOR (3 downto 0);
       flags : STD LOGIC VECTOR(7 downto 0);
       ALU out : STD LOGIC VECTOR (data size-1 downto 0);
end record:
-- For the purpose of testing this module, for each opcode
-- a set of tests were designed, For the first function only 2 different numbers
-- were given as inputs, for AND function the test was designed in a way that
-- every entry in the logic table for AND logic was tested by bitwise operation
-- For example in every nibble of data all 4 rows in the logic table was tested
-- (a more comprehensive test would do the same for every bit instead of nibble)
-- The same method was used also done for OR, XOR and NOT, The specifics about each
-- test and what it tests is written in front of it in the vector table
type test vector array is array
        (natural range <>) of test vector;
constant test vectors : test vector array := (
       --A, B, X,
                                   Opcode, flags, ALU out
       -- #0 This test also verifies the flag bits for "non-zero", "less than zero", " less than equal to
       (x"ABAB", x"0000", "0000", "0000", x"2A", x"ABAB"),
        (x"3434", x"0000", "0000", "0000", x"52", x"3434"), -- #1 The new tested flags are "greater than
                                                            -- zero", " greater or equal to zero"
       (x"3A3A", x"3535", "0000", "0100", x"52", x"3030"), -- #2 Testing the AND function with
                                                            -- aforementioned method
        (x"5A5A", x"3C3C", "0000", "0101", x"52", x"7E7E"), -- #3 Testing the OR function with
                                                            -- aforementioned method
        (x"AAAA", x"3C3C", "0000", "0110", x"2A", x"9696"), -- #4 Testing the XOR function with
                                                            -- aforementioned method
        (x"0000", x"0000", "0000", "0111", x"2A", x"FFFF"), -- #5 Testing if the first entry of logic
                                                            -- table for NOT works for all bits
       -- #6 Testing if the second entry of logic table for NOT works for all bits This also tests the
       -- "equal to zero" flag
        (x"FFFF", x"0000", "0000", "0111", x"61", x"0000"),
        (x"5A5A", x"0000", "0000", "0111", x"2A", x"A5A5"), -- #7 Testing a random number for NOT
        (x"0000", x"0000", "0000", "1000", x"56", x"0001"), -- #8 This also tests the "equal to one" flag
```

```
(x"FF9B", x"0000", "0000", "1000", x"2A", x"FF9C"), -- #9 testing if a carry can ripple through
(x"7FFF", x"0000", "0000", "1000", x"AA", x"8000"), -- #10 testing the OV flag for incrementing
                                                    -- positive numbers
(x"FFFF", x"0000", "0000", "1000", x"61", x"0000"), -- #11 making sure that ov flag doesn't get
                                                    -- enabled by error
                                                    -- at transition from negative to zero
(x"8000", x"0000", "0000", "1001", x"D2", x"7FFF"), -- #12 testing the OV flag for decrement by 1
(x"FFFF", x"0000", "0000", "1001", x"2A", x"FFFE"), -- #13 testing just a random number for
                                                    -- decrement by 1
(x"7000", x"1000", "0000", "1010", x"AA", x"8000"), -- #14 testing the overflow for addition
                                                    -- function (Both Positive)
(x"1f10", x"5310", "0000", "1010", x"52", x"7220"), -- #15 testing a random number
(x"8000", x"8000", "0000", "1010", x"E1", x"0000"), -- #16 testing the overflow for addition
                                                    -- function (Both negative)
(x"1100", x"F800", "0000", "1010", x"52", x"0900"), -- #17 adding one negative and one positive
                                                    -- number
(x"4000", x"C000", "0000", "1011", x"AA", x"8000"), -- #18 checking the OV flag for subtracting a
                                                    -- negative from a positive number
(x"8120", x"7EE0", "0000", "1011", x"D2", x"0240"), -- #19 checking the OV flag for subtracting a
                                                    -- positive from a negative number
(x"0151", x"0023", "0000", "1011", x"52", x"012E"), -- #20 checking the functionality for
                                                    -- subtracting a positive from a positive
(x"8012", x"FFF8", "0000", "1011", x"2A", x"801A"), -- #21 checking the functionality for
                                                    -- subtracting a negative from a negative
(x"A54F", x"0000", "0001", "1100", x"52", x"4A9E"), -- #22 checking the functionality for shift
                                                    -- left with one position
(x"3D5B", x"0000", "0101", "1100", x"2A", x"AB60"), -- #23 checking the functionality for shift
                                                    -- left with five positions
(x"A4D5", x"0000", "0001", "1101", x"2A", x"D26A"), -- #24 checking the functionality for shift
                                                    -- right by one position for a negative number
(x"56B5", x"0000", "0011", "1101", x"52", x"0AD6"), -- #25 checking the functionality for shift
                                                    -- right by three positions for a positive No
(x"A54F", x"0000", "0001", "1110", x"52", x"4A9F"), -- #26 checking the functionality for rotate
                                                    -- left with one position
(x"3D5B", x"0000", "0100", "1110", x"2A", x"D5B3"), -- #27 checking the functionality for rotate
                                                    -- left with five positions
(x"A4D5", x"0000", "0001", "1111", x"2A", x"D26A"), -- #28 checking the functionality for rotate
                                                    -- right by one position for a negative number
(x"56B5", x"0000", "0011", "1111", x"2A", x"AAD6")); -- #29 checking the functionality for rotate
                                                    -- right by three positions for a positive No
```

```
begin
UUT : entity work.ALU
   Generic map (data size => data size)
   port map (
        A \Rightarrow A
        B \Rightarrow B
        X \Rightarrow X
        opcode => opcode,
        flags => flags,
        ALU out => ALU out );
test process : process
begin
    -- wait 100 ns for global reset to finish
    wait for 100ns;
    for i in test vectors' range loop
      A <= test vectors(i).a;
      B <= test vectors(i).b;</pre>
      X <= test vectors(i).x;</pre>
      opcode <= test vectors(i).opcode;</pre>
      wait for 20 ns;
      assert ((flags = test vectors(i).flags) and
              (ALU out = test vectors(i).ALU out))
      report "Test vector " &
             integer'image(i) &
             " failed for inputs a = " &
             integer'image(to integer(signed(a))) &
             " and b = " &
             integer'image(to integer(signed(b))) &
             " and x = " &
             integer'image(to integer(unsigned(x))) &
             " and opcode = " &
             integer'image(to integer(unsigned(opcode))) &
             ". Expected flags = " &
             integer'image(to integer(unsigned(test vectors(i).flags))) &
             " and ALU output =" &
             integer'image(to integer(signed(test vectors(i).ALU out))) &
             "; observed flags = " &
             integer'image(to integer(unsigned(flags))) &
```

```
" and ALU output =" &
    integer'image(to_integer(signed(ALU_out)))
severity failure; -- to stop the simulation

report "The output corresponds to expectation at test vector " &
    integer'image(i)
    severity note;
end loop;
wait;
end process;
end Behavioral;
```

#### Simulation screenshots from console:

#### Tcl Console Q X + II | II | III | III | III 🗎 Time resolution is l ps ☐ source ALU tb.tcl # set curr\_wave [current\_wave\_config] # if { [string length \$curr\_wave] == 0 } { if { [llength [get\_objects]] > 0} { add wave / set property needs save false [current wave config] send\_msg\_id Add\_Wave-1 WARNING "No top level signals found. Simulator will start without a wave # } # run 1000ns Warning: NUMERIC\_STD."<=": metavalue detected, returning FALSE Time: 0 ps Iteration: 0 Process: /ALU\_tb/UUT/line\_59 File: E:/York/Digital\_Design/VivadoProjects/AI Warning: NUMERIC\_STD."=": metavalue detected, returning FALSE Time: 0 ps Iteration: 0 Process: /ALU\_tb/UUT/line\_56 File: E:/York/Digital\_Design/VivadoProjects/AI Warning: NUMERIC\_STD."=": metavalue detected, returning FALSE Time: 0 ps Iteration: 0 Process: /ALU tb/UUT/line 54 File: E:/York/Digital Design/VivadoProjects/AI Note: The output corresponds to expectation at test vector 0 Time: 120 ns Iteration: 0 Process: /ALU tb/test process File: E:/York/Digital Design/VivadoProjects/ Note: The output corresponds to expectation at test vector 1 Time: 140 ns Iteration: 0 Process: /ALU\_tb/test\_process File: E:/York/Digital\_Design/VivadoProjects/ Note: The output corresponds to expectation at test vector 2 Time: 160 ns Iteration: 0 Process: /ALU\_tb/test\_process File: E:/York/Digital\_Design/VivadoProjects/ Note: The output corresponds to expectation at test vector 3 Time: 180 ns Iteration: 0 Process: /ALU\_tb/test\_process File: E:/York/Digital\_Design/VivadoProjects/ Note: The output corresponds to expectation at test vector 4Time: 200 ns Iteration: 0 Process: /ALU\_tb/test\_process File: E:/York/Digital\_Design/VivadoProjects/ Note: The output corresponds to expectation at test vector 5 Time: 220 ns Iteration: 0 Process: /ALU tb/test process File: E:/York/Digital Design/VivadoProjects/ Note: The output corresponds to expectation at test vector 6 Time: 240 ns Iteration: 0 Process: /ALU tb/test process File: E:/York/Digital Design/VivadoProjects/ Note: The output corresponds to expectation at test vector 7 Time: 260 ns Iteration: 0 Process: /ALU\_tb/test\_process File: E:/York/Digital\_Design/VivadoProjects/ Note: The output corresponds to expectation at test vector 8 B 07 1 05 1 1 B 1 07 1 B 1 .

#### Tcl Console

## Q | 🛨 | 💠 | | | 📵 | 🛍 | 🗰

```
Time: 280 ns Iteration: 0 Process: /ALU_tb/test process File: E:/York/Digital_Design/VivadoProjects/ALU
    Note: The output corresponds to expectation at test vector 9
    Time: 300 ns Iteration: 0 Process: /ALU_tb/test_process File: E:/York/Digital_Design/VivadoProjects/ALU_
    Note: The output corresponds to expectation at test vector 10
    Time: 320 ns Iteration: 0 Process: /ALU_tb/test_process File: E:/York/Digital_Design/VivadoProjects/ALU_
    Note: The output corresponds to expectation at test vector 11
    Time: 340 ns Iteration: 0 Process: /ALU_tb/test_process File: E:/York/Digital_Design/VivadoProjects/ALU_
    Note: The output corresponds to expectation at test vector 12
    Time: 360 ns Iteration: 0 Process: /ALU_tb/test_process File: E:/York/Digital_Design/VivadoProjects/ALU
    Note: The output corresponds to expectation at test vector 13
    Time: 380 ns Iteration: 0 Process: /ALU_tb/test process File: E:/York/Digital_Design/VivadoProjects/ALU
    Note: The output corresponds to expectation at test vector 14
    Time: 400 ns Iteration: 0 Process: /ALU_tb/test_process File: E:/York/Digital_Design/VivadoProjects/ALU_
    Note: The output corresponds to expectation at test vector 15
    Time: 420 ns Iteration: 0 Process: /ALU tb/test process File: E:/York/Digital Design/VivadoProjects/ALU
    Note: The output corresponds to expectation at test vector 16
    Time: 440 ns Iteration: 0 Process: /ALU_tb/test_process File: E:/York/Digital_Design/VivadoProjects/ALU
    Note: The output corresponds to expectation at test vector 17
    Time: 460 ns Iteration: 0 Process: /ALU_tb/test_process File: E:/York/Digital_Design/VivadoProjects/ALU
    Note: The output corresponds to expectation at test vector 18
    Time: 480 ns Iteration: 0 Process: /ALU_tb/test process File: E:/York/Digital_Design/VivadoProjects/ALU
    Note: The output corresponds to expectation at test vector 19
    Time: 500 ns Iteration: 0 Process: /ALU tb/test process File: E:/York/Digital Design/VivadoProjects/ALU
    Note: The output corresponds to expectation at test vector 20
    Time: 520 ns Iteration: 0 Process: /ALU tb/test process File: E:/York/Digital Design/VivadoProjects/ALU
    Note: The output corresponds to expectation at test vector 21
    Time: 540 ns Iteration: 0 Process: /ALU_tb/test_process File: E:/York/Digital_Design/VivadoProjects/ALU_
    Note: The output corresponds to expectation at test vector 22
    Time: 560 ns Iteration: 0 Process: /ALU_tb/test_process File: E:/York/Digital_Design/VivadoProjects/ALU_
    Note: The output corresponds to expectation at test vector 23
    Time: 580 ns Iteration: 0 Process: /ALU_tb/test process File: E:/York/Digital_Design/VivadoProjects/ALU
    Note: The output corresponds to expectation at test vector 24
    Time: 600 ns Iteration: 0 Process: /ALU tb/test process File: E:/York/Digital Design/VivadoProjects/ALU
    Note: The output corresponds to expectation at test vector 25
    Time: 620 ns Iteration: 0 Process: /ALU_tb/test_process File: E:/York/Digital_Design/VivadoProjects/ALU_
  Note: The output corresponds to expectation at test vector 26
  Time: 640 ns Iteration: 0 Process: /ALU tb/test process File: E:/York/Digital Design/VivadoProjects/ALU standalone/ALU
  Note: The output corresponds to expectation at test vector 27
  Time: 660 ns Iteration: 0 Process: /ALU_tb/test_process File: E:/York/Digital_Design/VivadoProjects/ALU_standalone/ALU
  Note: The output corresponds to expectation at test vector 28
  Time: 680 ns Iteration: 0 Process: /ALU_tb/test_process File: E:/York/Digital_Design/VivadoProjects/ALU_standalone/ALU_
  Note: The output corresponds to expectation at test vector 29
  Time: 700 ns Iteration: 0 Process: /ALU_tb/test_process File: E:/York/Digital_Design/VivadoProjects/ALU_standalone/ALU
  xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 717.609 ; gain = 7.789
  INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU_tb_behav' loaded.
  INFO: [USF-XSim-97] XSim simulation ran for 1000ns
🗋 launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:45 . Memory (MB): peak = 717.609 ; gain = 7.789
```

### **Graphical Simulation screenshots:**

Name	Value	0 ns	50 ns	100 ns	15	50 ns	200 ns	250 ns	300 ns	350 ns	400	ns	450 ns	500 ns	550
> 🥞 A[15:0]	UUUU		שטט	(abab)(3434	X3a3a	X5a5a Xaaaa	0000 \ffff\(5	a5a X0000 Xff9b	7fff X ffff X	8000 (ffff)	7000 1f10	X8000 X1	100 (4000 )	3120 0151 80	12 (a54f)
> 🥞 B[15:0]	UUUU	$\Box$	שטט	0000	X3535	3c3c	X	0000	)		1000 5310	X8000 X f	800 X c000 X	7ee0 0023 ff	f8 X 0000
> 🥞 X[3:0]	U		υ						0						XiX
> 🥞 Opcode[3:0]	UUUU		שטטט	0000	X0100	X0101 X0110	0111	X 1	000 X	1001		.010		1011	(1100
> 🤏 flags[7:0]	61	仜	61	(Za)	52	X2	2a X 61 X	2a X 56 X 2a	) aa X 61 X	d2 ( 2a	(aa) 52	XelX	52 X aa X	d2 <b>52 2</b>	a X 52 X
> 🥞 ALU_out[15:0]	0000		0000	abab \( 3434	X3030	√7e7e √9696	ffff X0000 Xa	5a5 X0001 Xff9c	:X000X0000X	7fff (fffe)	8000 7220	X0000 X0	900 X8000 X	0240 X012e X80	la X4a9e X

First opcode is the identity function and the next 4 opcodes are AND, OR, XOR and NOT functions, respectively.

Starting from 1000, the next 4 functions constitute the Arithmetic functions, respectively: increment by 1, decrement by 1, addition and subtraction.

Name	Value	500 ns	700 ns   750 ns	800 ns	850 ns	900 ns	950 ns  :
> 🥞 A[15:0]	UUUU	\(\)0151\(\)8012\(\)\(\)a4d5\(\)\(\)\(\)\(\)\(\)\(\)\(\)\(\)\(\)\(\		56b5			
> 🥞 B[15:0]	UUUU	\(\)0023\(\)(fff8\(\)	0000				
> 🥞 X[3:0]	U	0		3			
> 🥞 Opcode[3:0]	UUUU	1011 / 1100 / 1101 / 1110 /		1111			
> 考 flags[7:0]	61	) 52 X 2a X 52 X 2a X 52 X		2a			
> 🤏 ALU_out[15:0]	0000	012e \801a \4a9e \ab60 \d26a \0ad6 \4a9f \d5b3 \d26a \		aad6			

Starting from 1100, the next 4 functions constitute the Shift functions, respectively: arithmetic shift left, arithmetic shift right, rotate left and rotate right.

Although it could have been more useful to use signed representation for some arithmetic operations, For the purpose of compactness, hex representation was used for input and output data. From the self-checking testbench and the results that we got from the console we can be more confident about correct function of the module.

### Simulation result with deliberately introducing an erroneous dataset at test vector 5:

## (To verify the assert clause)

```
Tcl Console
Time resolution is 1 ps

── source ALU tb.tcl

   # set curr wave [current wave config]
   # if { [string length $curr wave] == 0 } {
   # if { [llength [get objects]] > 0} {
         add wave /
         set_property needs_save false [current_wave_config]
          send msg id Add Wave-1 WARNING "No top level signals found, Simulator will start without a wave window. If you want to open a wave window go to 'File->New Wa
   # }
   # run 1000ns
   Warning: NUMERIC STD. "<=": metavalue detected, returning FALSE
   Time: 0 ps Iteration: 0 Process: /ALU tb/UUT/line 59 File: E:/York/Digital Design/VivadoProjects/ALU standalone/ALU standalone.srcs/sources 1/imports/ALU.srcs/s
   Warning: NUMERIC STD. "=": metavalue detected, returning FALSE
   Time: 0 ps Iteration: 0 Process: /ALU_tb/UUT/line_56 File: E:/York/Digital_Design/VivadoProjects/ALU_standalone/ALU_standalone.srcs/sources_l/imports/ALU.srcs/s
   Warning: NUMERIC STD. "=": metavalue detected, returning FALSE
   Time: 0 ps Iteration: 0 Process: /ALU tb/UUT/line 54 File: E:/York/Digital Design/VivadoProjects/ALU standalone/ALU standalone.srcs/sources 1/imports/ALU.srcs/s
   Note: The output corresponds to expectation at test vector 0
   Time: 120 ns Iteration: 0 Process: /ALU tb/test process File: E:/York/Digital Design/VivadoProjects/ALU standalone/ALU standalone.srcs/sources 1/imports/ALU.srcs
   Note: The output corresponds to expectation at test vector 1
   Time: 140 ns Iteration: 0 Process: /ALU_tb/test_process File: E:/York/Digital_Design/VivadoProjects/ALU_standalone/ALU_standalone.srcs/sources_1/imports/ALU.srcs
   Note: The output corresponds to expectation at test vector 2
   Time: 160 ns Iteration: 0 Process: /ALU tb/test process File: E:/York/Digital Design/VivadoProjects/ALU standalone/ALU standalone.srcs/sources 1/imports/ALU.srcs
   Note: The output corresponds to expectation at test vector 3
   Time: 180 ns Iteration: 0 Process: /ALU_tb/test_process File: E:/York/Digital_Design/VivadoProjects/ALU_standalone/ALU_standalone.srcs/sources_l/imports/ALU.srcs
   Note: The output corresponds to expectation at test vector 4
   Time: 200 ns Iteration: 0 Process: /ALU tb/test process File: E:/York/Digital Design/VivadoProjects/ALU standalone/ALU standalone.srcs/sources 1/imports/ALU.srcs
   Failure: Test vector 5 failed for inputs a = 0 and b = 0 and x = 0 and opcode = 7. Expected flags = 82 and ALU output =-1; observed flags = 42 and ALU output =-1
   Time: 220 ns Iteration: 0 Process: /ALU tb/test process File: E:/York/Digital Design/VivadoProjects/ALU standalone/ALU standalone.srcs/sources 1/imports/ALU.srcs
   $finish called at time : 220 ns : File "E:/York/Digital Design/VivadoProjects/ALU standalone/ALU standalone.srcs/sources 1/imports/ALU.srcs/sim 1/new/ALU tb.vhd" Li
   INFO: [USF-XSim-96] XSim completed. Design snapshot 'ALU tb behav' loaded.
   INFO: [USF-XSim-97] XSim simulation ran for 1000ns
 🖳 launch simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 758.516 ; gain = 0.000
```


Name	Value	20 ns	40 ns	60 ns	80 ns	100 ns	120 ns	140 ns	160 ns	180 ns	200 ns
> 🔏 A[15:0]	UUUU		ששש			abab	3434	3a3a	5a5a	aaaa	0000
> 🥞 B[15:0]	UUUU		ששש			00	00	3535	30	3c	0000
> 🥞 X[3:0]	U		υ					(	1		
> 🥞 Opcode[3:0]	UUUU		ששש			00	00	0100	0101	0110	0111
> 🤏 flags[7:0]	97		97			42		82			2
> 3 ALU_out[15:0]	0000		0000			abab	3434	3030	7e7e	9696	ffff

	Component St							 	
	L Component								
+Adders	:								
2	Input	8 Bit	Adders	:=	1				
3	Input	8 Bit	Adders	:=	1				
+XORs :									
2	Input	8 Bit	XORs	:=	1				
+Muxes :									
		8 Bit							
2	Input	1 Bit	Muxes	:=	2				
Finished RT	'L Component	Statistics				 	 	 	
Start RTL F	 Hierarchical	Component S	Statisti	CS					
Start RTL F	ierarchical	. Component S	Statisti	CS					
Start RTL F	ierarchical	Component S	Statisti	CS					
Start RTL F	ierarchical	Component S	Statisti	CS					
Start RTL F	Hierarchical Lierarchical Lierarchical	Component S	Statisti	CS					
Start RTL F Hierarchica Module ALU Detailed RT +Adders	dierarchical Tierarchical TI RTL Compo TL Component TI Component	Component Soment report Info: 8 Bit	Statisti  Adders	cs 	1				
Start RTL F Hierarchica Module ALU Detailed RT +Adders	dierarchical Tierarchical TI RTL Compo TL Component TI Component	Component Soment report	Statisti  Adders	cs 	1				
Start RTL F Hierarchica Module ALU Detailed RT +Adders	dierarchical Tierarchical TI RTL Compo TL Component TI Component	Component Soment report Info: 8 Bit	Statisti  Adders	cs 	1				
Start RTL F	Jierarchical I RTL Compo L Component Input Input	Component Soment report Info: 8 Bit	Adders Adders	cs  := :=	1 1				
Start RTL F	Jierarchical Al RTL Compo CL Component Input Input Input Input	Component Soment report Info: 8 Bit 8 Bit 8 Bit	Adders Adders Adders XORs	:= := :=	1 1				
Start RTL F	dierarchical Al RTL Compo CL Component Input Input Input Input Input	Component Someont report Info: 8 Bit 8 Bit	Adders Adders Adders XORs Muxes	:= := :=	1 1 1				


Finished RTL Hierarchical Component Statistics

## **ALU Schematics:**

An overview, the schematics was generated for an 8-bit data size for the sake of compactness:




## Top part:



This part is mostly consisted of the circuits that implement the first "with-select" in the code. The functions of the ALU are produced with corresponding logic and RTL units and then they get sellected by the large MUX in the right-handside.


## Bottom part:



This part is consisted of the circuits that create flags, as it can be seen the flags are produced based on the ALU output and in some cases the op-codes. The bottom left-handside circuits implement the conditional statements for creating the overflow flag.

## Part 2: Design of a (parameterizable) register bank

The objective of this part is to design a register bank containing a parameterizable number of registers of parameterizable size (number of bits). The schematics in below is implemented using VHDL. (In this design, the tri-state buffers are used just for practice as it's not the conventional to use them in datapath of a cpu.)



### VHDL code for D-type register:

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use work.DigEng.ALL;
use IEEE.NUMERIC STD.ALL;
-- This module contains the behavioral description
-- of a D-type register with variable size and synchronous reset
-- It is consisted of a sequential circuit
entity REG NBIT is
 generic (size : integer := 32);
 port(CLK, RST, WEN : in STD LOGIC;
                    : in STD LOGIC VECTOR(size-1 downto 0); -- The data input
                                                              -- to the
                                                             -- register
      Q
                    : out STD LOGIC VECTOR (size-1 downto 0) -- The output of
                                                             -- register
      );
end REG NBIT;
architecture arch of REG NBIT is
begin
  REG: process (CLK)
 begin
    if (rising edge (CLK)) then
      if (RST = '1') then
       Q <= (others => '0');
      elsif (WEN = '1') then
        Q <= D;
      end if;
    end if;
  end process REG;
end arch;
```

## VHDL code for register bank:

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use work.DigEng.ALL;
use IEEE.NUMERIC_STD.ALL;

-- In this entity the register bank of CPU is defined
-- There are two output buses and only one register can
-- be connected to one bus at a time
-- It is consisted of certain number of registers
-- the control signals determine which register output will be
-- connected to the buses or which register is gonna get written
-- The only sequential part of this circuit is the registers,
-- The rest is consisted of combinational logic
```

```
entity reg bank is
    generic(data size : integer := 32;
           num reg : integer := 8);
   port( -- the data that goes through the registers
          input data : in STD LOGIC VECTOR( data size-1 downto 0);
          -- the signal which is gonna get decoded and select which register
          -- puts its data on the bus A
                  : in STD LOGIC VECTOR( log2(num reg)-1 downto 0);
          -- the signal which is gonna get decoded and select which register
          -- puts its data on the bus B
                    : in STD LOGIC VECTOR( log2(num reg)-1 downto 0);
          -- the signal which is gonna get decoded and select which register
         -- is gonna get written to
                     : in STD LOGIC VECTOR( log2(num reg)-1 downto 0);
          -- the write enable signal for writing into registers, it
          -- determines if we have any writing to do or not
                    : in STD LOGIC;
         clk
                    : in STD LOGIC;
         rst
                    : in STD LOGIC;
         -- the output data on the Bus A
         Data out A : out STD LOGIC VECTOR ( data size-1 downto 0);
          -- the output data on the Bus B
         Data out B : out STD LOGIC VECTOR ( data size-1 downto 0)
         );
end reg bank;
architecture Behavioral of reg bank is
type reg_bank_type is array (num_reg-1 downto 0) of
    std logic vector(data size-1 downto 0);
signal reg bank o : reg bank type;
                                                           -- Each element of
                                                           -- this array gets
                                                           -- connected to
                                                           -- the output of
                                                           -- corresponding
                                                           -- register
signal wen int : std logic vector(num reg-1 downto 1); -- The internal
                                                           -- write enable
                                                           -- signal
                                                           -- which gets
                                                           -- connected to
                                                           -- registers
                                                           -- directly
-- The for-generate loop creates the registers from 1 to {\bf n}
-- and also, the necessary decoders and buffers
```

```
reg bank: for i in 1 to num reg-1 generate -- it is started from 1
                                                -- because
                                                -- register 0 is not going to
                                                -- be synthesized here
    -- This module contains the behavioral description
    -- of a D-type register with variable size
    -- It is consisted of a sequential circuit
    one reg: entity work.REG NBIT
        generic map(size => data size)
       port map ( clk => clk,
                  rst => rst,
                  WEN => wen int(i), -- Write enable signal for register
                  Q => reg bank o(i), -- The output of register
                   D => input data); -- The data input to the register
     -- This circuit implements the tri-state buffer which is between
     -- the output of registers and bus A with the required decoders
     Data out A <= reg bank o(i) when (unsigned(RA) = i)
                   else (others => 'Z');
     -- This circuit implements the tri-state buffer which is between
     -- the output of registers and bus B with the required decoders
     Data out B <= reg bank o(i) when (unsigned(RB) = i)
                   else (others => 'Z');
    -- This circuit implements the decoder for producing the write enable
    -- signals for the registers
    wen int(i) \leq '1' when (unsigned(WA) = i and WEN = '1')
                  else '0';
    end generate;
    -- The following set of circuits create the RO which is
    -- simply grounded bus and required tri-state buffers and decoders
    reg bank o(0) <= (others => '0');
    Data out A \leftarrow reg bank o(0) when (unsigned(RA) = 0)
                  else (others => 'Z');
    Data out B \leq reg bank o(0) when (unsigned(RB) = 0)
                  else (others => 'Z');
end Behavioral;
```

### VHDL code for testbench:

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use work.DigEng.ALL;
use IEEE.NUMERIC_STD.ALL;
```

```
entity register bank tb is
end register bank tb;
architecture Behavioral of register bank tb is
constant clk period : time := 10 ns;
constant data size : integer := 16;
constant num reg : integer := 32;
signal input data : STD LOGIC VECTOR( data size-1 downto 0);
signal RA : STD LOGIC VECTOR( log2(num reg)-1 downto 0);
signal RB
                  : STD LOGIC VECTOR ( log2 (num reg) -1 downto 0);
signal WA
                  : STD LOGIC VECTOR ( log2 (num reg) -1 downto 0);
                  : STD LOGIC;
signal WEN
signal clk : STD_LOGIC;
signal rst : STD_LOGIC;
signal Data_out_A : STD_LOGIC_VECTOR( data_size-1 downto 0);
signal Data out B : STD LOGIC VECTOR( data size-1 downto 0);
begin
UUT : entity work.reg bank
  generic map( data size => data size,
               num reg => num reg)
  port map (
       input data => input data,
       RA \Rightarrow RA
       RB \Rightarrow RB
       WA => WA,
       WEN => WEN,
       clk => clk,
       rst => rst,
       Data out A => Data out A,
       Data out B => Data out B);
-- Clock process
clk process :process
begin
     clk <= '0';
     wait for clk period/2;
     clk <= '1';
     wait for clk period/2;
end process;
-- For the purpose of testing this module the strategy is to first -
-- initializing the registers
-- to some different values and then selecting different registers on
-- different busses
-- The middle reset needed for testing sequential circuits is also performed
-- and then the same strategy is repeated
-- with this method we can make sure the tri-state buffers and decoders work
-- well and also there is no problem with writing into registers
```

```
test process : process
begin
    -- wait 100 ns for global reset to finish
    wait for 100ns;
    wait until falling edge(clk); -- Clock Synchronization
    -- initializing inputs
    input data <= (others => '0');
    RA <= (others => '0');
    RB <= (others => '0');
    WA <= (others => '0');
    WEN <= '0';
    rst <= '0';
    wait for clk period*2;
    rst <= '1';
                                 -- resetting the module
    wait for clk period*5;
    rst <= '0';
    wait for clk period*5;
    WEN <= '1';
    initializing registers : for i in 1 to num reg-1 loop
        WA <= std logic vector(to unsigned(i, log2(num reg)));
        input data <= std logic vector(to signed(i, data size));</pre>
        wait for clk period*2;
    end loop initializing registers;
    WEN <= '0';
    display on bus : for i in 0 to num reg-1 loop
        RA <= std logic vector(to unsigned(i, log2(num reg)));
        RB <= std logic vector(to unsigned((num reg-i-1), log2(num reg)));
        wait for clk period*2;
    end loop display on bus;
    rst <= '1';
                                 -- middle reset
    wait for clk period*1;
    rst <= '0';
    wait for clk period*1;
    WEN <= '1';
    initializing registers 2 : for i in 1 to num reg-1 loop
         WA <= std logic vector(to unsigned(i, log2(num reg)));
         input data <= std logic vector(to signed(i+10, data size));</pre>
         wait for clk period*2;
     end loop initializing registers 2;
     WEN <= '0';
```

```
display_on_bus_2 : for i in 0 to num_reg-1 loop


RA <= std_logic_vector(to_unsigned((num_reg-i-1), log2(num_reg)));
    RB <= std_logic_vector(to_unsigned(i, log2(num_reg)));
    wait for clk_period*2;


end loop display_on_bus_2;

wait;
end process;
end Behavioral;</pre>
```


### **Simulation Screenshots:**

### Start of simulation & initializing registers:





### Displaying registers on the buses:




Name	Value	55	ns ,	600 ns	650 ns	700 ns	750 ns	800 ns	850 ns	900 ns	950 ns	1,000 ns	1,050 ns
≥ 1001/45:01	0	" ≢											
> 🖥 [20][15:0]	0	$\pm$	0						20				
> 🔏 [19][15:0]	0		<u> </u>					1	.9				
> 🔏 [18][15:0]	0	0	X					18					
> 考 [17][15:0]	17							17					
> 🔏 [16][15:0]	16	$\equiv$						16					
> 🔏 [15][15:0]	15							15					
> 😽 [14][15:0]	14							14					
> 🔏 [13][15:0]	13							13					
> 🔏 [12][15:0]	12							12					
> 🔏 [11][15:0]	11							11					
> 🔏 [10][15:0]	10							10					
> 🔏 [9][15:0]	9							9					
> 📲 [8][15:0]	8							8					
> 🔏 [7][15:0]	7							7					
> 🔏 [6][15:0]	6							6					
> 🔏 [5][15:0]	5							5					
> 🔏 [4][15:0]	4	$\equiv$						4					
> 🔏 [3][15:0]	3							3					
> 📲 [2][15:0]	2							2					
> 🔏 [1][15:0]	1							1					
> 🔏 [0][15:0]	0							0					

## Middle reset:

Name	Value	1, 1,	100 ns	1,150 ns	1,200 ns	1,250 ns	1,300 ns	1,350 ns	1,400 ns	1,450 ns	1,500 ns  1,	,550 ns	1,600 ns
> 3 input_data[15:0]	18					31					11 / 12 / 13	X 14 X 15 X	16 \(17
> 🥞 RA[4:0]	0	□ X 12 X 1	13 / 14 / 1	5 ( 16 ) 17	18 19 2	0 21 22	23 24 2	5 26 27	28 X 29 X 3	• X	31		
> 🥞 RB[4:0]	0	□ X 19 X 1	18 / 17 / 1	6 15 14	13 / 12 / 1	1 10 9	8 X 7 X 6	5 (4)	3 X 2 X		0		
> = WA[4:0]	18					31					) 1 X 2 X 3	X 4 X 5	6 X 7
¹₽ WEN	1												
¹ೌ clk	0												
¹ೌ rst	0										1		
> 3 Data_out_A[15:0]	0	□ X 12 X 1	13 / 14 / 1	5 ( 16 ) 17	18 / 19 / 2	0 21 22	23 24 2	5 26 27	28 \ 29 \ 3	0 X 31 X		0	
> 🖥 Data_out_B[15:0	0	□ X 19 X 1	18 / 17 / 1	6 15 14	13 / 12 / 1	1 10 9	8 X 7 X 6	5 (4)	3 X 2 X		0		
√   ¾ reg_ban][15:0]	0,0,0,0,0,0,0	(	31,30,	29,28,27,26,25	24,23,22,21,20	,19,18,17,16,1	5,14,13,12,11,	10,9,8,7,6,5,4	3,2,1,0	$\square$ X	0,0 X 0,0 X 0,0 X 0,0	o,o X o,o	X0,0 X0
> 🔫 [31][15:0]	0					31				Х		0	
> 🔫 [30][15:0]	0					30				Х		0	
> 🔫 [29][15:0]	0					29				X		0	
> 🔫 [28][15:0]	0					28				X		0	
> 考 [27][15:0]	0					27				X		0	
> 考 [26][15:0]	0					26				X		0	
> 考 [25][15:0]	0					25				X		0	
> 考 [24][15:0]	0					24				X		0	
> 🔻 [23][15:0]	0					23				X		0	
> 🔫 [22][15:0]	0					22				X		0	
> 🔫 [21][15:0]	0					21				X		0	
> 考 [20][15:0]	0					20				X		0	
> 考 [19][15:0]	0					19				X		0	
V ■ 14.0114 E-01	0					<del></del>							

Name	Value	1,100 ns	1,150 ns	1,200 ns	1,250 ns	1,300 ns	1,350 ns	1,400 ns	1,450 ns	1,500 ns	1,550 ns	1,600 ns
> 🔏 [20][15:0]	0				20						0	
> 考 [19][15:0]	0				19					X	0	
> 考 [18][15:0]	0				18					X	0	
> 🔏 [17][15:0]	17				17					X	0	
> 🔏 [16][15:0]	16				16					X	0	
> 🔏 [15][15:0]	15				15					X	0	
> 🔏 [14][15:0]	14				14					X	0	
> 🔏 [13][15:0]	13				13					X	0	
> 🔏 [12][15:0]	12				12					X	0	
> 🔏 [11][15:0]	11				11					X	0	
> 🔏 [10][15:0]	10				10					X	0	
> 🔏 [9][15:0]	9				9					X	0	
> 🔏 [8][15:0]	8				8					X	0	
> 🔏 [7][15:0]	7				7					X	0	X
> 🔏 [6][15:0]	6				6					χ		16
> 🔏 [5][15:0]	5				5					χ ο		15
> 🔏 [4][15:0]	4				4					X 0		14
> 🔏 [3][15:0]	3				3					X 0	13	
> 🔏 [2][15:0]	2				2					X • X	12	
> 🔏 [1][15:0]	1				1					X o X	11	
> 🔏 [0][15:0]	0						0					

### The rest of simulation:



Name	Value	1,900 ns	1,950 ns	2,000 ns	2,050 ns	2,100 ns	2,150 ns	2,200 ns	2,250 ns	2,300 ns	2,350 ns	2,400 ns	.  2
> 🥞 [20][15:0]	0						30						
> 考 [19][15:0]	0						29						
> 考 [18][15:0]	0						28						
> 考 [17][15:0]	17						27						
> 考 [16][15:0]	16						26						
> 考 [15][15:0]	15						25						
> 考 [14][15:0]	14						24						
> 考 [13][15:0]	13						23						
> 🔏 [12][15:0]	12						22						
> 🔏 [11][15:0]	11						21						
> 考 [10][15:0]	10						20						
> 🔏 [9][15:0]	9						19						
> 🔏 [8][15:0]	8						18						
> 🔏 [7][15:0]	7						17						
> 🔏 [6][15:0]	6						16						
> 🔏 [5][15:0]	5						15						
> 🔏 [4][15:0]	4						14						
> 🔏 [3][15:0]	3						13						
> 🔏 [2][15:0]	2						12						
> 考 [1][15:0]	1						11						
> 🔏 [0][15:0]	0						0						


The synthesis was done for 8 registers with 16-bit data size (So it would fit better in screenshot of schematics)

```
Start RTL Component Statistics
Detailed RTL Component Info :
+---Registers :
              16 Bit Registers := 7
+---Muxes :
  2 Input 16 Bit Muxes := 16
Finished RTL Component Statistics
______
Start RTL Hierarchical Component Statistics
______
Hierarchical RTL Component report
Module reg bank
Detailed RTL Component Info :
+---Muxes :
      2 Input 16 Bit Muxes := 16
Module REG NBIT
Detailed RTL Component Info :
+---Registers :
              16 Bit Registers := 1
Finished RTL Hierarchical Component Statistics
                               _____
```


No tri-state buffer can be seen in the report.

# **Schematics for top-module:**

The schematics was generated for 8 registers with 32-bit data for the sake of compact screenshots, Overview of the cell:




### Top part:




In the top part, the tri-state buffers that get connected to buses are placed. Instead of one wide decoder several smaller ROMs are used to generate each enable signal for tri-states.

## **Bottom part:**



In the bottom part, the registers and the circuitry that generates the write enable signal for them are placed.


## **Schematics for D-type register:**



The description that is written for D-type register is correctly inferred by the tools as a D-type register with synchronous reset.

## Part 3: Design of a (parameterizable) single-cycle datapath

The objective of this part is to design the datapath for a single-cycle processor implementation. The datapath uses the ALU and the register bank implemented in the previous parts. The intended architecture is as depicted below (Except from how the shifter is placed):



#### The VHDL code for datapath:

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use work.DigEng.ALL;
use IEEE.NUMERIC STD.ALL;
-- This module implements the data path part for the CPU
-- It is consisted of ALU, register banks and few muxes
-- The register bank is consisted of sequential units
-- but the rest of module is just combinational circuits
entity data path is
    generic(data size : integer := 32;
          num reg : integer := 8);
                    : in STD LOGIC VECTOR(3 downto 0); -- This control signal
                                                       -- determines which
                                                       -- operation is done
                                                       -- by ALU
         -- This signal determines For How many positions we are shifting
                    : in STD LOGIC VECTOR (log2(data size)-1 downto 0);
         clk
                    : in STD LOGIC;
         rst
                    : in STD LOGIC;
                     : in STD LOGIC VECTOR (2 downto 0); -- The control logic
                                                        -- for muxes
         -- The immediate value which can get selected for the input of one
         -- of ALU's input
              : in STD LOGIC VECTOR (data size-1 downto 0);
         -- The immediate value which can get selected as an input address
         -- for memory
                   : in STD LOGIC VECTOR (data size-1 downto 0);
         -- the signal which is gonna get decoded and select which register
         -- puts its data on the bus A
                    : in STD LOGIC VECTOR( log2(num reg)-1 downto 0);
         -- the signal which is gonna get decoded and select which register
         -- puts its data on the bus B
                    : in STD LOGIC VECTOR( log2(num reg)-1 downto 0);
         -- the signal which is gonna get decoded and select which register
         -- is gonna get written to
                    : in STD LOGIC VECTOR( log2(num reg)-1 downto 0);
                    : in STD LOGIC;
                                                        -- the write enable
        WEN
                                                        -- signal for writing
                                                        -- into registers
                                                        -- It determines if
                                                        -- we have any
                                                        -- writing to do or
                                                        -- not
          -- The data coming from the memory as an input to a mux which its
          -- output gets connected to registers
         Data mem i : in STD LOGIC VECTOR (data size-1 downto 0);
                     : out STD LOGIC VECTOR(7 downto 0); -- The flags that
         flags
                                                        -- result from ALU
                                                        -- operations
```

```
-- The address for memory
        MDA : out STD LOGIC VECTOR(data size-1 downto 0);
         -- The data from bus B of register banks which is an output data to
         -- memory
        Data mem o : out STD LOGIC VECTOR (data size-1 downto 0)
    );
end data path;
architecture Behavioral of data path is
-- The outputs from register banks' buses
signal A : STD LOGIC VECTOR( data size-1 downto 0);
signal B
             : STD LOGIC VECTOR ( data size-1 downto 0);
Signal I1
                : STD LOGIC VECTOR ( data size-1 downto 0);
                                                                -- The output
                                                                -- going to
                                                                -- I1 port of
                                                                -- the ALU
signal ALU output : STD LOGIC VECTOR( data size-1 downto 0);
signal reg input data : STD LOGIC VECTOR( data size-1 downto 0);-- The input
                                                                -- data for
                                                                -- register
                                                                -- banks
begin
-- This module implements the Arithmatic logic unit of the CPU
-- The module is only consisted of combinational logic units
int ALU : entity work.ALU
            Generic map(data size => data size)
            PORT MAP (
               A \Rightarrow A
                                     -- Input data
               B => I1,
                                     -- Input data
               -- This signal determines For How many positions we are
               -- shifting
               X \Rightarrow SH
                                     -- This control signal determines
               Opcode => AL,
                                     -- which operation is done by ALU
                                     -- The output which shows the
               flags => flags,
                                     -- characteristics
                                     -- of the output of ALU operation
               ALU out => ALU output -- output parallel data
               );
-- In this entity the register bank of CPU is defined
-- There are two output buses and only one register can
-- be connected to one bus at a time
-- It is consisted of certain number of registers
-- the control signals determine which register output will be
-- connected to the buses or which register is gonna get written
-- The only sequential part of this circuit is the registers,
-- The rest is consisted of combinational logic
```

```
REG BANK : entity work.reg bank
                Generic map (data size => data size,
                            num req => num req)
                PORT MAP (
                    input data => reg input data, -- the data that goes
                                                  -- through the registers
                               => RA,
                                                 -- the signal which is gonna
                                                 -- get decoded and
                                                  -- select which register
                                                  -- puts its data on the bus
                    RB
                               => RB,
                                                 -- the signal which is gonna
                                                 -- get decoded and select
                                                  -- which register puts its
                                                 -- data on the bus B
                    WA
                               => WA,
                                                 -- the signal which is gonna
                                                 -- get decoded and select
                                                 -- which register is gonna
                                                 -- get written to
                    WEN
                                                 -- the write enable signal
                               => WEN,
                                                 -- for writing into
                                                 -- registers, It determines
                                                  -- if we have any writing to
                                                 -- do or not
                    clk
                               => clk,
                    rst
                               => rst,
                    Data out A => A,
                                                 -- the output data on the
                                                 -- Bus A
                    Data out B => B
                                                 -- the output data on the
                                                 -- Bus B
                    );
Data mem o <= B;
-- Creating the mux before ALU input
I1 \leftarrow B when (S(0) = '0') else
      Imm when (S(0) = '1') else
      (others => 'U') ;
-- Creating the mux for memory address bus
MDA <= ALU output when (S(1) = '0') else
                 when (S(1) = '1') else
      (others => 'U')
-- Creating the mux for register inputs
reg input data \leftarrow ALU output when (S(2) = '0') else
                  Data mem i when (S(2) = '1') else
                  (others => 'U') ;
end Behavioral;
```

#### The VHDL code for testbench:


```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use work.DigEng.ALL;
use IEEE.NUMERIC STD.ALL;
entity datapath tb is
end datapath tb;
architecture Behavioral of datapath tb is
constant clk period : time := 10 ns;
constant data size : integer := 16;
constant num reg : integer := 32;
signal AL
signal SH
signal Clk
signal clk
signal rst
signal rst
signal Imm
signal Imm
signal MA
signal MA
signal MA
signal RA
signal RB
signal RB
signal WA
signal WA
signal WA
signal WA
signal Data mem i
strologic VECTOR (log2 (data_size) -1 downto 0);
signal WA
strologic VECTOR (2 downto 0);
signal MA
strologic VECTOR (data_size-1 downto 0);
signal RA
strologic VECTOR (data_size-1 downto 0);
signal RB
strologic VECTOR (log2 (num_reg) -1 downto 0);
signal WA
strologic VECTOR (log2 (num_reg) -1 downto 0);
signal WA
strologic VECTOR (log2 (num_reg) -1 downto 0);
signal WA
strologic VECTOR (log2 (num_reg) -1 downto 0);
signal Data mem i
strologic VECTOR (data_size-1 downto 0);
signal Data_mem_i : STD_LOGIC_VECTOR (data_size-1 downto 0);
signal flags : STD_LOGIC_VECTOR(7 downto 0);
signal MDA : STD_LOGIC_VECTOR(data_size-1 downto 0);
signal Data_mem_o : STD_LOGIC_VECTOR (data_size-1 downto 0);
signal OEN : STD_LOGIC;
begin
UUT : entity work.data path
    generic map(data size => data_size,
                           num req => num req)
    port map (
     AL => AL,
      SH => SH
      clk => clk,
     rst => rst,
      s => s,
      Imm => Imm,
      MA => MA
      RA \Rightarrow RA
```

```
RB \Rightarrow RB
  WA => WA,
  WEN => WEN,
  Data mem i => Data mem i,
  flags => flags,
  MDA => MDA,
  Data mem o => Data mem o
-- Clock process
clk process :process
begin
     clk <= '0';
    wait for clk_period/2;
     clk <= '1';
     wait for clk period/2;
end process;
-- This module is gonna get tested with a sequence of instructions and
-- verifying if it can execute them properly,
-- for each instruction the corresponding
-- control signals will be generated
-- in the testbench, here are the instruction:
-- inc R1, R0;
-- addi R2, R0, 005;
-- shl R3, R1, 3;
-- storr R2, R3;
-- loadi R5, 1f1f;
-- After this sequence the reset signal is tested and then first two
-- instructions are repeated again
test_process : process
begin
   -- wait 100 ns for global reset to finish
  wait for 100ns;
  wait until falling edge(clk); -- Clock Synchronization
   -- initializing inputs
   AL <= (others => '0');
   SH <= (others => '0');
   rst <= '0';
   s <= (others => '0');
   Imm <= (others => '0');
  MA <= (others => '0');
   RA <= (others => '0');
  RB <= (others => '0');
  WA <= (others => '0');
  WEN <= '0';
  Data mem i <= (others => '0');
  OEN <= '0';
  wait for clk period*1;
```

```
rst <= '1';
                             -- resetting the module
wait for clk period*1;
rst <= '0';
wait for clk period*1;
-- Simulating the control signals for inc R1, R0
RA <= (others => '0');
AL <= "1000";
s(2) \le '0';
WEN <= '1';
WA <= std logic vector(to unsigned(1, log2(num reg)));
wait for clk period*1;
-- Simulating the control signals for addi R2, R0, 005
RA <= (others => '0');
s(0) <= '1';
Imm <= std logic vector(to signed(5, data size));</pre>
AL <= "1010";
WEN <= '1';
WA <= std logic vector(to unsigned(2, log2(num reg)));
wait for clk period*1;
-- Simulating the control signals for shl R3, R1, 3
   <= std logic vector(to unsigned(1, log2(num reg)));</pre>
s(0) <= '0';
Imm <= std logic vector(to signed(0, data size));</pre>
    <= "1100";
    <= std logic vector(to unsigned(3, size(data size-1)));</pre>
WEN <= '1';
WA <= std logic vector(to unsigned(3, log2(num reg)));
wait for clk period*1;
-- Simulating the control signals for storr R2, R3
    <= std logic vector(to unsigned(3, log2(num reg)));</pre>
     <= std logic vector(to unsigned(2, log2(num reg)));
RB
OEN <= '1';
    <= "0000";
AL
s(1) <= '0';
SH <= (others => '0');
WEN <= '0';
WA <= (others => '0');
wait for clk period*1;
-- Simulating the control signals for loadi R5, 1f1f
RA <= (others => '0');
    <= (others => '0');
RB
OEN <= '0';
MA <= x"1F1F";
s(1) <= '1';
s(2) \leftarrow 11;
Data mem i <= std logic vector(to signed(7, data size));
WEN <= '1';
     <= std logic vector(to unsigned(5, log2(num reg)));
wait for clk period*1;
```

```
-- resetting the module, when this module gets integrated
   -- to the final top module and the reset signal is set the
   -- values for WEN and OEN will also get set to zero by the
   -- control unit, here this assignment is also performed to
   -- simulate the reality
  rst <= '1';
  OEN <= '0';
  WEN <= '0';
  wait for clk period*1;
  rst <= '0';
  wait for clk period*1;
   -- Simulating the control signals for inc R1, R0
  RA <= (others => '0');
  AL <= "1000";
   s(2) \le '0';
  WEN <= '1';
  WA <= std logic vector(to unsigned(1, log2(num reg)));
  wait for clk period*1;
  -- Simulating the control signals for addi R2, R0, 005
  RA <= (others => '0');
   s(0) <= '1';
   Imm <= std logic vector(to signed(5, data size));</pre>
      <= "1010";
  AL
  WEN <= '1';
  WA <= std logic vector(to_unsigned(2, log2(num reg)));
  wait for clk period*1;
  wait;
end process;
end Behavioral;
```

## **Simulation screenshots:**



Name	Value	0 ns  20 ns	40 ns	80 ns  100 ns	120 ns	140 ns	160 ns	180 ns	200 ns
> 考 [29][15:0]	0		U				0		
> 🔫 [28][15:0]	0		U				0		
> 🔫 [27][15:0]	0		U				0		
> 🥞 [26][15:0]	0		U				0		
> 🥞 [25][15:0]	0		Ū				0		
> 😽 [24][15:0]	0		Ü		X		0		
> 考 [23][15:0]	0		Ū		X		0		
> 考 [22][15:0]	0		Ū		X		0		
> 考 [21][15:0]	0		Ū		X		0		
> 😽 [20][15:0]	0		Ü		X		0		
> 考 [19][15:0]	0		Ü		X		0		
> 考 [18][15:0]	0		U		X		0		
> 🔏 [17][15:0]	0		U		X		0		
> 🔏 [16][15:0]	0		U		X		0		
> 考 [15][15:0]	0		U		X		0		
> 🔏 [14][15:0]	0		Ū		X		0		
> 🔏 [13][15:0]	0		Ū		X		0		
> 考 [12][15:0]	0		Ū				0		
> 🔏 [11][15:0]	0		U		X		0		
> 🔏 [10][15:0]	0		U		X		0		
> 🔏 [9][15:0]	0		υ		X		0		
> 🔏 [8][15:0]	0		Ū		X		0		
> 考 [7][15:0]	0		υ		X		0		


Name	Value	0 ns   20 ns	40 ns   60 ns	80 ns   ]	100 ns	120 ns	140 ns	160 ns	180 ns	200 ns
> 考 [20][15:0]	0		U					0		
> 😽 [19][15:0]	0		U		X			0		
> 💐 [18][15:0]	0		U		X			0		
> 考 [17][15:0]	0		U		X			0		
> 考 [16][15:0]	0		Ū					0		
> 考 [15][15:0]	0		Ū					0		
> 考 [14][15:0]	0		Ū					0		
> 考 [13][15:0]	0		Ū					0		
> 考 [12][15:0]	0		ū					0		
> 考 [11][15:0]	0		ū					0		
> 考 [10][15:0]	0		ū					0		
> 考 [9][15:0]	0		ū					0		
> 考 [8][15:0]	0		ū					0		
> 考 [7][15:0]	0		ū					0		
> 考 [6][15:0]	0		ū					0		
> 考 [5][15:0]	7		Ū				0	X.		0
> 🔏 [4][15:0]	0		U					0		
> 😽 [3][15:0]	8		Ū			0	X_	8		0
> 考 [2][15:0]	5		ū			0	$\square$ X	5		0 \ 5
> 考 [1][15:0]	1		ū			0 X		i	χ ο	X 1
> 🔏 [0][15:0]	0				0					

```
Start RTL Component Statistics
 -----
Detailed RTL Component Info :
+---Adders :
      3 Input 32 Bit Adders := 1
+---XORs :
      2 Input
                         XORs := 1
              32 Bit
+---Registers :
               32 Bit Registers := 7
+---Muxes :
     14 Input 32 Bit
2 Input 32 Bit
2 Input 1 Bit
                       Muxes := 2
                        Muxes := 19
                        Muxes := 2
Finished RTL Component Statistics
______
______
Start RTL Hierarchical Component Statistics
______
Hierarchical RTL Component report
Module data_path
Detailed RTL Component Info :
+---Muxes :
  2 Input 32 Bit Muxes := 3
Module ALU
Detailed RTL Component Info :
+---Adders :
  3 Input 32 Bit Adders := 1
+---XORs :
    2 Input 32 Bit XORs := 1
+---Muxes :
     14 Input 32 Bit Muxes := 2
2 Input 1 Bit Muxes := 2
Module REG_NBIT
Detailed RTL Component Info:
+---Registers :
               32 Bit Registers := 1
Module reg bank
Detailed RTL Component Info :
+---Muxes :
   2 Input 32 Bit
                        Muxes := 16
Finished RTL Hierarchical Component Statistics
```

The components conform to what we expected, no latches or other unexpected type of components were spotted

## Schematics for top-level module:

The schematics was generated for 8 registers with 32-bit data size



The components are instantiated and connected according to expectations.

## Part 4: Control Logic design

In this part the instruction set is defined and the value of the control signals for all the instructions in the instruction set is determined, then based on that the control unit of CPU is designed.

This is a processor with 32-bit instructions and 16-bit data. The processor specifications are:

- A dual-read, single-write bank of 32 registers of 16 bits each.
- The offsets encoded in instruction set are able to fully cover:
  - a word-addressable data address space of 512 16-bit words.
  - a word-addressable instruction address space of 256 instructions (i.e. an 8-bit PC).

#### The list of instructions:

Category	Instruction	Operation	Opcode
No-operation	nop		00 0000
	add rt, ra, rb	$rt \le ra + rb$	00 0100
	sub rt, ra, rb	rt <= ra - rb	00 0101
Arithmetic	addi rt, ra, imm	rt <= ra + immediate value	00 0110
Arithmetic	subi rt, ra, imm	rt <= ra - immediate value	00 0111
	inc rt, ra	rt <= ra + 1	00 1000
	dec rt, ra	rt <= ra − 1	00 1001
	not rt, ra	rt <= NOT ra	01 0000
	and rt, ra, rb	rt <= ra AND rb	01 0001
	or rt, ra, rb	rt <= ra OR rb	01 0010
	xor rt, ra, rb	rt <= ra XOR rb	01 0011
	andi rt, ra, imm	rt <= ra AND immediate value	01 0100
Logic	ori rt, ra, imm	rt <= ra OR immediate value	01 0101
	xori rt, ra, imm	rt <= ra XOR immediate value	01 0110
	shl rt, ra, n	rt <= ra shifted left by n bits	01 1000
	shr rt, ra, n	rt <= ra shifted right by n bits	01 1001
	rol rt, ra, n	rt <= ra rotated left by n bits	01 1010
	ror rt, ra, n	rt <= ra rotated right by n bits	01 1011
	move rt, ra	rt <= ra	10 0000
	loadi rt, imm	rt <= DMEM[imm] {direct addressing}	10 0001
	loadr rt, ra	rt <= DMEM[ra] {register indirect addressing}	10 0010
Transfer	loado rt, ra, off	rt <= DMEM[ra+off] {base plus offset addressing}	10 0011
	stori rb, imm	DMEM[imm] <= rb {direct addressing}	10 0101
	storr rb, ra	DMEM[ra] <= rb {register indirect addressing}	10 0110
	storo rb, ra, off	DMEM[ra+off] <= rb {base plus offset addressing}	10 0111
	jmp off	Jump to IMEM[PC+off]	11 0111
	brc ra, cond, off	If condition is true, then jump to IMEM[PC+off], else	
		continue.	
		Conditions: ra = 0	11 0000
Control		ra ≠ 0	11 0001
Control		ra = 1	11 0010
		ra < 0	11 0011
		ra > 0	11 0100
		ra ≤ 0	11 0101
		ra ≥ 0	11 0110

Similar instructions use similar opcodes so the decode logic for issuing control signals would get simplified.

The instruction coding is the following:

31 30 29 28 27 26	25 24 23 22 21 20	19 18 17 16 15 14 13 12 11 10	09 08 07 06 05	04 03 02 01 00									
add rt, ra, rb; sub rt, ra	, rb; and rt, ra, rb; or rt	t, ra, rb; xor rt, ra, rt											
OPCODE		Rb	Ra	Rt									
inc rt, ra; dec rt, ra; no	ot rt, ra; move rt, ra; lo	adr rt, ra; storr rb, ra											
OPCODE			Ra	Rt/b									
addi rt, ra, imm; subi rt, ra, imm; andi rt, ra, imm; ori rt, ra, imm; xori rt, ra, imm													
OPCODE	IMM	MEDIATE[15:0]	Ra	Rt									
shl rt, ra, n; shr rt, ra, n; rol rt, ra, n; ror rt, ra, n													
OPCODE		n	Ra	Rt									
loadi rt, imm; stori rb,	imm												
OPCODE	IMM	MEDIATE[15:0]		Rt/b									
loado rt, ra, off; storo	rb, ra, off												
OPCODE	0 0 0 0 0	OFFSET[9:0]	Ra	Rt/b									
bre ra, cond, off													
OPCODE		OFFSET[8:0]	Ra										
jmp off													
OPCODE		OFFSET[8:0]											

The number of instructions determine how many bits would be needed.

size of opcode = 
$$max(log_2(number \ of \ instructions))$$

The number of registers that we have determine the size of register fields.

size of register field = 
$$max(log_2(number of registers))$$


Size of registers determine of immediate field and its equal to it.

Size of registers determine the size of n field for shift instructions.


size of n field = 
$$max(log_2(Size \ of \ registers))$$

The lodo/storo instructions need to navigate the data addressable space and for doing that the offset should be able to represent 512 places in signed notation which requires 10 bits. The brc/jmp use instruction addressable space and there will be needed to represent 256 instructions in signed notation which requires 9 bits.

The overview intended architecture for control unit:



The intended architecture for sequencer:



# Table of control signals:

	S[1,3,4]	AL	OEN	WEN
add rt, ra, rb	[0, φ, 0]	1010	0	1
nop	[φ, φ, φ]	0000	0	0
sub rt, ra, rb	[0, φ, 0]	1011	0	1
addi rt, ra, imm	[1, φ, 0]	1010	0	1
subi rt, ra, imm	[1, φ, 0]	1011	0	1
inc rt, ra	[φ, φ, 0]	1000	0	1
dec rt, ra	[φ, φ, 0]	1001	0	1
not rt, ra	[φ, φ, 0]	0111	0	1
and rt, ra, rb	[0, ф, 0]	0100	0	1
or rt, ra, rb	[0, ф, 0]	0101	0	1
xor rt, ra, rb	[0, φ, 0]	0110	0	1
andi rt, ra, imm	[1, φ, 0]	0100	0	1
ori rt, ra, imm	[1, φ, 0]	0101	0	1
xori rt, ra, imm	[1, φ, 0]	0110	0	1
shl rt, ra, n	[φ, φ, 0]	1100	0	1
shr rt, ra, n	[φ, φ, 0]	1101	0	1
rol rt, ra, n	[φ, φ, 0]	1110	0	1
ror rt, ra, n	[φ, φ, 0]	1111	0	1
move rt, ra	[φ, φ, 0]	0000	0	1
loadi rt, imm	[φ, 1, 1]	фффф	0	1
loadr rt, ra	[φ, 0, 1]	0000	0	1
loado rt, ra, off	[1, 0, 1]	1010	0	1
stori rb, imm	[ф, 1, ф]	фффф	1	0
storr rb, ra	[ф, 0, ф]	0000	1	0
storo rb, ra, off	[1, 0, φ]	1010	1	0
jmp off	[φ, φ, φ]	фффф	0	0
brc ra, cond, off	[0, φ, φ]	0101	0	0

#### VHDL Code for control unit:

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use work.DigEng.ALL;
use IEEE.NUMERIC STD.ALL;
-- In this module the control logic for CPU is defined
-- The control logic fetches the instruction from memory and puts
-- it in Instruction Register, then based on the instruction
-- it issues the control signals needed for data path unit,
-- It also contains a unit called sequencer, which calculates the address of
-- next instruction based on the current instruction and Flags from datapath
entity control logic is
   port(clk : in STD_LOGIC;
                   : in STD LOGIC;
        rst
                   : in STD LOGIC VECTOR(6 downto 0); -- The flags that
                                                       -- result from ALU
                                                       -- operations
        -- The instruction that comes from memory
        INST : in STD LOGIC VECTOR (31 downto 0);
                    : out STD LOGIC VECTOR (3 downto 0); -- This signal
                                                        -- determines which
                                                        -- operation is done
                                                       -- by ALU
        -- This signal determines For How many positions we are shifting
        SH : out STD LOGIC VECTOR (3 downto 0);
                    : out STD LOGIC VECTOR (2 downto 0); -- The control logic
                                                       -- for muxes
         -- The immediate value which can get selected for the input of one
         -- of ALU's input
              : out STD LOGIC VECTOR (15 downto 0);
        -- The immediate value which can get selected as an input address
        -- for memory
                    : out STD LOGIC VECTOR (15 downto 0);
         -- the signal which is gonna get decoded and select which register
        -- puts its data on the bus A
        RA
                    : out STD_LOGIC_VECTOR(4 downto 0);
         -- the signal which is gonna get decoded and select which register
         -- puts its data on the bus B
                   : out STD LOGIC VECTOR (4 downto 0);
        -- the signal which is gonna get decoded and select which register
        WA : out STD_LOGIC_VECTOR(4 downto 0);
WEN : out STD_LOGIC.
                                                       -- the write enable
                                                       -- signal for writing
                                                       -- into registers
                                                       -- It determines if
                                                       -- we have any
                                                       -- writing to do or
                                                       -- not
```

```
OEN : out STD LOGIC;
                                                        -- The enable signal
                                                        -- that enables
                                                        -- writing data to
                                                        -- memory/peripherals
                                                        -- from datapath
         -- The address of next instruction going to memory
              : out STD LOGIC VECTOR (7 downto 0)
         );
end control logic;
architecture Behavioral of control logic is
signal IR o : STD LOGIC VECTOR( 31 downto 0); -- The output of
                                                -- instruction register
signal PC o : STD LOGIC VECTOR( 7 downto 0); -- The output of
                                               -- PC register
signal MIA int : STD LOGIC VECTOR(7 downto 0);
signal PC o sum : STD LOGIC VECTOR(8 downto 0);-- The 9-bit result of
                                                -- PC and offset sum
begin
-- This module contains the behavioral description
-- of a D-type register with variable size
-- It is consisted of a sequential circuit
-- This instance is used as instruction register
    instruction_reg: entity work.REG_NBIT
        generic map(size => 32)
        port map ( clk => clk,
                   rst => rst,
                   WEN => '1',
                                  -- Write enable signal for register
                      => IR_o, -- The output of register
=> INST); -- The data input to the register
                   Q => IR o,
-- This module contains the behavioral description
-- of a D-type register with variable size
-- It is consisted of a sequential circuit
-- This instance is used as program counter
    program counter: entity work.REG NBIT
       generic map(size => 8)
      port map ( clk => clk,
                  rst => rst,
                  WEN => '1',
                                  -- Write enable signal for register
                    => PC o, -- The output of register
                    => MIA INT); -- The data input to the register
```

```
-- Here the control signals which only depend on opcode are generated
-- The muxes are designed based on the table of control signals in
-- document
    WEN <= '0' when ((IR o(31 downto 26) = "000000") or
                         (IR o (31 downto 26) = "100101") or
                         (IR \circ (31 \text{ downto } 26) = "100110") \text{ or }
                         (IR \circ (31 \text{ downto } 26) = "100111") \text{ or }
                         (IR o(31 \text{ downto } 30) = "11")) else
             '1';
    OEN <= '1' when ((IR o(31 downto 26) = "100101") or
                         (IR_0(31 downto 26) = "100110") or
                         (IR \circ (31 \text{ downto } 26) = "100111"))else
             " () " ;
    with IR o(31 downto 26) select
                       when "000100",
    AL <= "1010"
            "1010"
                       when "000110",
           "1010"
                      when "100011",
           "1010"
                     when "100111",
           "1011"
                     when "000101",
                    when "000111",
           "1011"
           "1000" when "001000",
                     when "001001",
           "1001"
                    when "010000",
           "0111"
                    when "010001",
           "0100"
           "0100"
                     when "010100",
           "0110"
                    when "010011",
           "1100"
                    when "011000",
                    when "011001",
when "011010",
when "011011",
           "1101"
           "1110"
           "1111"
           "0000"
                     when "000000",
           "0000"
                     when "100000",
           "0000"
                      when "100010",
            "0000"
                      when "100110",
           "0101"
                       when others;
    s(0) <= '1'
                      when ((IR o(31 \text{ downto } 26) = "000110") or
                               (IR \circ (31 \text{ downto } 26) = "000111") \text{ or }
                               (IR \circ (31 \text{ downto } 26) = "010100") \text{ or }
                               (IR \circ (31 \text{ downto } 26) = "010101") \text{ or }
                               (IR o (31 downto 26) = "010110") or
                               (IR_o(31 downto 26) = "100011") or
                               (IR \circ (31 \text{ downto } 26) = "100111")) \text{ else}
              "0";
    s(1) <= '1'
                       when ((IR o(31 \text{ downto } 26) = "100001") or
                               (IR \circ (31 \text{ downto } 26) = "100101"))else
              'O';
    s(2) <= '1'
                       when ((IR o(31 \text{ downto } 26) = "100001") or
                               (IR \circ (31 \text{ downto } 26) = "100010") \text{ or}
                               (IR \circ (31 \text{ downto } 26) = "100011"))else
              " () " ;
```

```
-- Here the control signals which only depend on operand and opcode are
-- generated,
-- these signals are generated based on the instruction coding for each
-- instruction
    RA \leftarrow IR o (9 downto 5);
    RB \leftarrow IR o(4 downto 0) when (IR o(31) = '1') else
             IR o (14 downto 10);
    WA \leq IR o(4 downto 0);
    SH <= IR o(13 downto 10);
    Imm <= IR o(25 downto 10);</pre>
    MA <= IR o(25 downto 10);
-- Here the sequencer is defined, the address of next instruction
-- is calculated based on the opcodes and flags, The only sequential
-- part is the PC register
     -- The content of PC is an unsigned number which indicates a memory
     -- address but for being able to do jumps/branched we
     -- sometimes need to decrement the Pc so here a sign bit is concatenated
     -- to PC output and summation is done in signed number notation.
PC o sum <= std logic vector((signed('0'&PC o)+signed(IR o(18 downto 10))));
    MIA int <= PC o sum (7 downto 0) when
                   ((IR \circ (31 \text{ downto } 26) = "110000") \text{ and } (flags(0) = '1')) \text{ or}
                   ((IR o(31 \text{ downto } 26) = "110001") and (flags(1) = '1'))or
                   ((IR \circ (31 \text{ downto } 26) = "110010") \text{ and } (flags(2) = '1')) \text{ or }
                   ((IR \circ (31 \text{ downto } 26) = "110011") \text{ and } (flags(3) = '1')) \text{ or}
                   ((IR \circ (31 \text{ downto } 26) = "110100") \text{ and } (flags(4) = '1')) \text{ or }
                   ((IR \circ (31 \text{ downto } 26) = "110101") \text{ and } (flags(5) = '1')) \text{ or }
                   ((IR \circ (31 \text{ downto } 26) = "110110") \text{ and } (flags(6) = '1')) \text{ or }
                   ((IR \circ (31 \text{ downto } 26) = "110111"))) \text{ else}
              std logic vector(unsigned(PC o) + 1);
MIA <= MIA int;
end Behavioral;
```

#### **VHDL Code for Testbench:**


```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use work.DigEng.ALL;
use IEEE.NUMERIC STD.ALL;
entity control datapath tb is
end control datapath tb;
architecture Behavioral of control datapath tb is
constant clk period : time := 10 ns;
signal clk
                 : std logic;
                 : std logic;
signal rst
signal MDA : STD_LOGIC_VECTOR(15 downto 0);
signal OEN : STD_LOGIC;
              : STD LOGIC VECTOR (7 downto 0);
signal MIA
type test vector is record
       rst : STD LOGIC;
       INST : STD LOGIC VECTOR(31 downto 0);
       Data mem i : STD LOGIC VECTOR (15 downto 0);
       Data mem o : STD LOGIC VECTOR (15 downto 0);
       MDA : STD_LOGIC_VECTOR(15 downto 0);
                  : STD LOGIC;
       OEN
                 : STD LOGIC_VECTOR(7 downto 0);
       MIA
end record;
type test vector array is array
        (natural range <>) of test vector;
-- For the partial verification of the current module, few instructions were
-- encoded and given to cpu as the input and then the output was monitored
-- The output is checked one clock cycle after the input was given to module
constant test vectors : test vector array := (
     -- rst, INST, Data mem i, Data mem o, MDA, OEN, MIA
     -- reseting the module
     ('1', x"00000000", x"0000",
                                x"0000", x"0000", '0', x"01"),--#0
     ('0', x"00000000", x"0000", x"0000", x"0000", '0', x"02"),--#1
     -- inc R1, R0;
     ('0', x"20000001", x"0000", x"0000", x"0001", '0', x"03"),--#2
     -- addi R2, R0, 005
     ('0', x"18001402", x"0000", x"0000", x"0005", '0', x"04"),--#3
     -- shl R3, R1, 3,
                                x"0000", x"0008", '0', x"05"),--#4
    ('0', x"60000c23", x"0000",
     -- storr R2, R3
     ('0', x"98000062", x"0000",
                                 x"0005", x"0008", '1', x"06"),--#5
     -- loadi R5, 1f1f
     ('0', x"847C7C05", x"0000", x"0000", x"1f1f", '0', x"07"),--#6
```

```
-- NOP
     ('0', x"0000000", x"0000",
                                   x"0000", x"0000", '0', x"08"),--#7
     -- Middle reset
     ('1', x"00000000", x"0000",
                                   x"0000", x"0000", '0', x"01"),--#8
     ('0', x"00000000", x"0000",
                                    x"0000", x"0000", '0', x"02"),--#9
     -- inc R1, R0;
     ('0', x"20000001", x"0000",
                                    x"0000", x"0001", '0', x"03"),--#10
     -- addi R2, R0, 005
     ('0', x"18001402", x"0000",
                                   x"0000", x"0005", '0', x"04"));--#11
begin
UUT: entity work.control datapath
    port map(clk => clk,
             rst => rst,
             INST => INST,
             Data mem i => Data mem i,
             Data mem o => Data mem o,
             MDA => MDA,
             OEN => OEN,
             MIA => MIA
             );
-- Clock process
clk process :process
begin
 clk <= '0';
 wait for clk period/2;
 clk <= '1';
 wait for clk period/2;
end process;
test process: process
begin
    -- wait 100 ns for global reset to finish
    wait for 100ns;
    wait until falling edge(clk); -- Clock Synchronization
    -- initializing inputs
    rst <= '0';
    INST <= x"00000000";</pre>
    Data_mem_i <= x"0000";</pre>
    wait for 1*clk period;
    for i in test vectors' range loop
       rst <= test vectors(i).rst;</pre>
       INST <= test vectors(i).INST;</pre>
       Data mem i <= test vectors(i).Data mem i;
       wait for 1*clk period;
       assert ((Data_mem_o = test vectors(i).Data mem o) and
                       (MDA = test vectors(i).MDA) and
                       (OEN = test vectors(i).OEN) and
                       (MIA = test vectors(i).MIA))
```

```
integer'image(i) &
             " failed for inputs rst = " &
             std logic'image(rst) &
             " and INST = " \&
             integer'image(to integer(unsigned(INST))) &
             " and Data mem i = " &
            integer'image(to integer(unsigned(Data mem i))) &
             ". Expected Data mem o = " &
             integer'image(to integer(unsigned(test vectors(i).Data mem o)))&
             " and MDA =" &
             integer'image (to_integer(unsigned(test_vectors(i).MDA))) &
             " and OEN =" &
             std logic'image(test vectors(i).OEN) &
             " and MIA =" &
             integer'image(to integer(unsigned(test_vectors(i).MIA))) &
             "; observed Data mem o = " &
             integer'image(to integer(unsigned(Data mem o))) &
             " and MDA =" &
             integer'image(to integer(unsigned(MDA))) &
             " and OEN =" &
             std logic'image (OEN) &
             " and MIA =" &
             integer'image(to integer(unsigned(MIA)))
       severity error; -- to stop the simulation
       report "The output corresponds to expectation at test vector " &
              integer'image(i)
       severity note;
    end loop;
    wait;
end process;
end Behavioral;
```


report "Test vector " &

### **Simulation screenshots:**



ne	Value	0 ns  20 ns  40 ns	60 ns	ns   120 ns   140 ns	160 ns
> ₹ MA[15:0]	3	U	X	0 (5)	3 X 0 X 7967 X 0
> 📸 RA[4:0]	1	υ	X	0	1 X 3 X 0
> ╉ RB[4:0]	3	υ	X	0 \ 5	3 X 2 X 5 X 0
> 🖥 WA[4:0]	3	υ	X	0 1 2	3 X 2 X 5 X 0
> 🔏 flags[7:0]	52	00	X	61 X 56 X	52 X 61
√  ¾ reg_bank:0][15:0]	0,	ט,ט,ט,ט,ט,ט,ט,ט,ט,ט,ט,ט,ט,ט,ט,ט,ט,ט,ט,	ס,ט,ט,ט,ט,ט,ט,ט,ט,ט,ט,ט,ט,ט,ס,ט,ס,	(0,0,0,0,0,0,0,0,0,0,0)	0,0,0 X 0,0,0,0,0 X 0,0,0 X 0,0,0
> 🔏 [31][15:0]	0	U		X	0
> 🔏 [30][15:0]	0	U		X	0
> 🔏 [29][15:0]	0	U		X	0
> 🔏 [28][15:0]	0	ū		X	0
> 🔏 [27][15:0]	0	U		X	0
> 🔏 [26][15:0]	0	U		X	0
> 🔻 [25][15:0]	0	U		X	0
> 🔏 [24][15:0]	0	U		X	0
> 🔏 [23][15:0]	0	U		X	0
> 🔻 [22][15:0]	0	U		X	0
> 🔏 [21][15:0]	0	U		X	0
> 😽 [20][15:0]	0	U		X	0
> 🔏 [19][15:0]	0	U		X	0
> 🔏 [18][15:0]	0	U		X	0
> 🔏 [17][15:0]	0	U		X	0
> 🔏 [16][15:0]	0	U		X	0
> 🔫 [15][15:0]	0	U		X	0
(O-SEIGNE) 🔤 🗸	n	,,,		<u> </u>	

ne	Value	0 ns	20 ns	40 ns	60 ns ,	80 ns ,	100 ns	120	ns ,	140 ns	160 ns	5 ,	180 ns	200
> 🤏 [23][15:0]	U			· · · · · · · · · · · · · · · · · · ·			X				0' '			
> 🔏 [22][15:0]	0			υ			X				0			
> 考 [21][15:0]	0			U			X				0			
> 🥞 [20][15:0]	0			Ū			X				0			
> 😽 [19][15:0]	0			U			X				0			
> 考 [18][15:0]	0			υ			X				0			
> 考 [17][15:0]	0			υ			X				0			
> 🔏 [16][15:0]	0			U			X				0			
> 考 [15][15:0]	0			υ			X				0			
> 考 [14][15:0]	0			U			X				0			
> 🔏 [13][15:0]	0			U			X				0			
> 😽 [12][15:0]	0			U			X				0			
> 考 [11][15:0]	0			U			X				0			
> 🔏 [10][15:0]	0			U			X				0			
> 🔏 [9][15:0]	0			U			X				0			
> 考 [8][15:0]	0			U			X				0			
> 🔏 [7][15:0]	0			U			<del>T</del> X				0			
> 考 [6][15:0]	0			U			T X				0			
> 😽 [5][15:0]	0			U			X			0			χ 7 Χ	0
> 考 [4][15:0]	0			υ			Ž				0			
> 考 [3][15:0]	0			υ			X			0	X		<u>.</u> χ	0
> 😽 [2][15:0]	5			U			χ		0			5	×	0
> 🥞 [1][15:0]	1			U			Ŷ		0	Ту		1	ŧ₩	0
> 🥞 [0][15:0]	0	<b>——</b>					0			$\pm^{\prime}$			<del></del> ^	=



Name	Value	120	) ns ,  .	140 ns	160 ns		ons,	200 ns	220 ns	240 ns	260 ns	280 ns	300 ns
> 🌃 MA[15:0]	0		0	X 5 X	3 X c	===	X	0	X		5		
> 🔧 RA[4:0]	0		0	<del></del> X	1 / 3	<del>,</del> X	,			0			
> 3 RB[4:0]	0		0	X 5 X	3 X 2	2 \( \) 5	χ	0	Χ		5		
> 🔧 WA[4:0]	0	0	χ 1	Z X	3 X 2	2 X 5	X	o X	1 X		2		
> 📲 flags[7:0]	61	61	X 56	= <u> </u>	52		6	1	56 X		52		
√ ¾ reg_bank:0][15:0]	0,0,0,0,0,0,0,0,0,0,0,	υ,υπ (0,0,0	,0,0,0,0,0,0	,	0,0,0 X0,0	0,0,0,0,0	χο,ο,σ)	0,0,0,0,0,0,0,0,	0,0,0,0 \ 0,	,0,0,0,0,0,0,0,	0,0,0,0,0,0,0,	0,0,0,0,0,0,0,0	0,0,0,0
> 🔏 [31][15:0]	0	U						0					
> 🔏 [30][15:0]	0	U						0					
> 🔏 [29][15:0]	0	U						0					
> 🔏 [28][15:0]	0	U						0					
> 🔏 [27][15:0]	0	U						0					
> 🔏 [26][15:0]	0	U						0					
> 🥞 [25][15:0]	0	U						0					
> 🥞 [24][15:0]	0	U						0					
> 🥞 [23][15:0]	0	U						0					
> 🔏 [22][15:0]	0	U						0					
> 🔏 [21][15:0]	0	U						0					
> 🔏 [20][15:0]	0	U (						0					
> 考 [19][15:0]	0	U (						0					
> 考 [18][15:0]	0	U (						0					
> 🔏 [17][15:0]	0	U (						0					
> 🔏 [16][15:0]	0	U (						0					
> 🔏 [15][15:0]	0	U (						0					

Name	Value		120	ns	140 ns	160 ns	180	ns	200 r	s Iliii	220 ns	240 ns	260 ns	280 ns	300 ns
> 🔏 [22][15:0]	0	U								0					
> 🔫 [21][15:0]	0	U								0					
> 🔫 [20][15:0]	0	U								0					
> 考 [19][15:0]	0	U								0					
> 考 [18][15:0]	0	U								0					
> 考 [17][15:0]	0	U								0					
> 考 [16][15:0]	0	U								0					
> 🔫 [15][15:0]	0	U								0					
> 考 [14][15:0]	0	Ū								0					
> 🔫 [13][15:0]	0	Ū								0					
> 🔫 [12][15:0]	0	Ū								0					
> 🔫 [11][15:0]	0	Ū								0					
> 🔫 [10][15:0]	0	Ū								0					
> 考 [9][15:0]	0	υ								0					
> 考 [8][15:0]	0	υ								0					
> 考 [7][15:0]	0	υ								0					
> 🔫 [6][15:0]	0	υ								0					
> 考 [5][15:0]	0	υ			0			X 7				0			
> 考 [4][15:0]	0	υ								0					
> 🔫 [3][15:0]	0	U			0		8					0			
> 🔫 [2][15:0]	0	Ū		0	X		5			0	$\Box$		5		
> 🔫 [1][15:0]	0	U		0		1				0			1		
> 考 [0][15:0]	0									0					


#### Simulation screenshots from console:

```
Note: The output corresponds to expectation at test vector 0
Time: 125 ns Iteration: 0 Process: /control datapath tb/test process File: E:/York/Digital Design/Documents/Github/datapath standalone/datapath standalone.srcs/sim 1/new/control da
Note: The output corresponds to expectation at test vector 1
Time: 135 ns Iteration: 0 Process: /control_datapath_tb/test_process File: E:/York/Digital_Design/Documents/Github/datapath_standalone.srcs/sim_1/new/control_datapath_standalone.srcs/sim_1/new/control_datapath_standalone.srcs/sim_1/new/control_datapath_standalone.srcs/sim_1/new/control_datapath_standalone.srcs/sim_1/new/control_datapath_standalone.srcs/sim_1/new/control_datapath_standalone.srcs/sim_1/new/control_datapath_standalone.srcs/sim_1/new/control_datapath_standalone.srcs/sim_1/new/control_datapath_standalone.srcs/sim_1/new/control_datapath_standalone.srcs/sim_1/new/control_datapath_standalone.srcs/sim_1/new/control_datapath_standalone.srcs/sim_1/new/control_datapath_standalone.srcs/sim_1/new/control_datapath_standalone.srcs/sim_1/new/control_datapath_standalone.srcs/sim_1/new/control_datapath_standalone.srcs/sim_1/new/control_datapath_standalone.srcs/sim_1/new/control_datapath_standalone.srcs/sim_1/new/control_datapath_standalone.srcs/sim_1/new/control_datapath_standalone.srcs/sim_1/new/control_datapath_standalone.srcs/sim_1/new/control_datapath_standalone.srcs/sim_1/new/control_datapath_standalone.srcs/sim_1/new/control_datapath_standalone.srcs/sim_1/new/control_datapath_standalone.srcs/sim_1/new/control_datapath_standalone.srcs/sim_1/new/control_datapath_standalone.srcs/sim_1/new/control_datapath_standalone.srcs/sim_1/new/control_datapath_standalone.srcs/sim_1/new/control_datapath_standalone.srcs/sim_1/new/control_datapath_standalone.srcs/sim_1/new/control_datapath_standalone.srcs/sim_1/new/control_datapath_standalone.srcs/sim_1/new/control_datapath_standalone.srcs/sim_1/new/control_datapath_standalone.srcs/sim_1/new/control_datapath_standalone.srcs/sim_1/new/control_datapath_standalone.srcs/sim_1/new/control_datapath_standalone.srcs/sim_1/new/control_datapath_standalone.srcs/sim_1/new/control_datapath_standalone.srcs/sim_1/new/control_datapath_standalone.srcs/sim_1/new/control_datapath_standalone.srcs/sim_1/new/control_datapath_srcs/sim_1/new/control_datapath_srcs/sim_1/new/control_datapath_srcs/sim_
Note: The output corresponds to expectation at test vector 2
Time: 145 ns Iteration: 0 Process: /control_datapath_tb/test_process File: E:/York/Digital_Design/Documents/Github/datapath_standalone.srcs/sim_l/new/control_datapath_standalone.srcs/sim_l/new/control_datapath_standalone.srcs/sim_l/new/control_datapath_standalone.srcs/sim_l/new/control_datapath_standalone.srcs/sim_l/new/control_datapath_standalone.srcs/sim_l/new/control_datapath_standalone.srcs/sim_l/new/control_datapath_standalone.srcs/sim_l/new/control_datapath_standalone.srcs/sim_l/new/control_datapath_standalone.srcs/sim_l/new/control_datapath_standalone.srcs/sim_l/new/control_datapath_standalone.srcs/sim_l/new/control_datapath_standalone.srcs/sim_l/new/control_datapath_standalone.srcs/sim_l/new/control_datapath_standalone.srcs/sim_l/new/control_datapath_standalone.srcs/sim_l/new/control_datapath_standalone.srcs/sim_l/new/control_datapath_standalone.srcs/sim_l/new/control_datapath_standalone.srcs/sim_l/new/control_datapath_standalone.srcs/sim_l/new/control_datapath_standalone.srcs/sim_l/new/control_datapath_standalone.srcs/sim_l/new/control_datapath_standalone.srcs/sim_l/new/control_datapath_standalone.srcs/sim_l/new/control_datapath_standalone.srcs/sim_l/new/control_datapath_standalone.srcs/sim_l/new/control_datapath_standalone.srcs/sim_l/new/control_datapath_standalone.srcs/sim_l/new/control_datapath_standalone.srcs/sim_l/new/control_datapath_standalone.srcs/sim_l/new/control_datapath_standalone.srcs/sim_l/new/control_datapath_standalone.srcs/sim_l/new/control_datapath_srcs/sim_l/new/control_datapath_srcs/sim_l/new/control_datapath_srcs/sim_l/new/control_datapath_srcs/sim_l/new/control_datapath_srcs/sim_l/new/control_datapath_srcs/sim_l/new/control_datapath_srcs/sim_l/new/control_datapath_srcs/sim_l/new/control_datapath_srcs/sim_l/new/control_datapath_srcs/sim_l/new/control_datapath_srcs/sim_l/new/control_datapath_srcs/sim_l/new/control_datapath_srcs/sim_l/new/control_datapath_srcs/sim_l/new/control_datapath_srcs/sim_l/new/control_datapath_srcs/sim_l/new/control_datapath_srcs/sim_l/new/control_datapath_sr
Note: The output corresponds to expectation at test vector 3
Time: 155 ns Iteration: 0 Process: /control datapath tb/test process File: E:/York/Digital Design/Documents/Github/datapath standalone/datapath standalone.srcs/sim l/new/control datapath
Note: The output corresponds to expectation at test vector 4
Time: 165 ns Iteration: 0 Process: /control_datapath_tb/test_process File: E:/York/Digital_Design/Documents/Github/datapath_standalone.srcs/sim 1/new/control da
Note: The output corresponds to expectation at test vector 5
Time: 175 ns Iteration: 0 Process: /control_datapath_tb/test_process File: E:/York/Digital_Design/Documents/Github/datapath_standalone.srcs/sim_l/new/control_datapath_standalone.srcs/sim_l/new/control_datapath_standalone.srcs/sim_l/new/control_datapath_standalone.srcs/sim_l/new/control_datapath_standalone.srcs/sim_l/new/control_datapath_standalone.srcs/sim_l/new/control_datapath_standalone.srcs/sim_l/new/control_datapath_standalone.srcs/sim_l/new/control_datapath_standalone.srcs/sim_l/new/control_datapath_standalone.srcs/sim_l/new/control_datapath_standalone.srcs/sim_l/new/control_datapath_standalone.srcs/sim_l/new/control_datapath_standalone.srcs/sim_l/new/control_datapath_standalone.srcs/sim_l/new/control_datapath_standalone.srcs/sim_l/new/control_datapath_standalone.srcs/sim_l/new/control_datapath_standalone.srcs/sim_l/new/control_datapath_standalone.srcs/sim_l/new/control_datapath_standalone.srcs/sim_l/new/control_datapath_standalone.srcs/sim_l/new/control_datapath_standalone.srcs/sim_l/new/control_datapath_standalone.srcs/sim_l/new/control_datapath_standalone.srcs/sim_l/new/control_datapath_standalone.srcs/sim_l/new/control_datapath_standalone.srcs/sim_l/new/control_datapath_standalone.srcs/sim_l/new/control_datapath_standalone.srcs/sim_l/new/control_datapath_standalone.srcs/sim_l/new/control_datapath_standalone.srcs/sim_l/new/control_datapath_standalone.srcs/sim_l/new/control_datapath_standalone.srcs/sim_l/new/control_datapath_standalone.srcs/sim_l/new/control_datapath_srcs/sim_l/new/control_datapath_srcs/sim_l/new/control_datapath_srcs/sim_l/new/control_datapath_srcs/sim_l/new/control_datapath_srcs/sim_l/new/control_datapath_srcs/sim_l/new/control_datapath_srcs/sim_l/new/control_datapath_srcs/sim_l/new/control_datapath_srcs/sim_l/new/control_datapath_srcs/sim_l/new/control_datapath_srcs/sim_l/new/control_datapath_srcs/sim_l/new/control_datapath_srcs/sim_l/new/control_datapath_srcs/sim_l/new/control_datapath_srcs/sim_l/new/control_datapath_srcs/sim_l/new/control_datapath_srcs/sim_l/new/control_datapath_sr
Note: The output corresponds to expectation at test vector 6
Time: 185 ns Iteration: 0 Process: /control datapath tb/test process File: E:/York/Digital Design/Documents/Github/datapath standalone/datapath standalone.srcs/sim 1/new/control da
Note: The output corresponds to expectation at test vector 7
Time: 195 ns Iteration: 0 Process: /control_datapath_tb/test_process File: E:/York/Digital_Design/Documents/Github/datapath_standalone.srcs/sim_1/new/control_datapath_standalone.srcs/sim_1/new/control_datapath_standalone.srcs/sim_1/new/control_datapath_standalone.srcs/sim_1/new/control_datapath_standalone.srcs/sim_1/new/control_datapath_standalone.srcs/sim_1/new/control_datapath_standalone.srcs/sim_1/new/control_datapath_standalone.srcs/sim_1/new/control_datapath_standalone.srcs/sim_1/new/control_datapath_standalone.srcs/sim_1/new/control_datapath_standalone.srcs/sim_1/new/control_datapath_standalone.srcs/sim_1/new/control_datapath_standalone.srcs/sim_1/new/control_datapath_standalone.srcs/sim_1/new/control_datapath_standalone.srcs/sim_1/new/control_datapath_standalone.srcs/sim_1/new/control_datapath_standalone.srcs/sim_1/new/control_datapath_standalone.srcs/sim_1/new/control_datapath_standalone.srcs/sim_1/new/control_datapath_standalone.srcs/sim_1/new/control_datapath_standalone.srcs/sim_1/new/control_datapath_standalone.srcs/sim_1/new/control_datapath_standalone.srcs/sim_1/new/control_datapath_standalone.srcs/sim_1/new/control_datapath_standalone.srcs/sim_1/new/control_datapath_standalone.srcs/sim_1/new/control_datapath_standalone.srcs/sim_1/new/control_datapath_standalone.srcs/sim_1/new/control_datapath_standalone.srcs/sim_1/new/control_datapath_standalone.srcs/sim_1/new/control_datapath_standalone.srcs/sim_1/new/control_datapath_srcs/sim_1/new/control_datapath_srcs/sim_1/new/control_datapath_srcs/sim_1/new/control_datapath_srcs/sim_1/new/control_datapath_srcs/sim_1/new/control_datapath_srcs/sim_1/new/control_datapath_srcs/sim_1/new/control_datapath_srcs/sim_1/new/control_datapath_srcs/sim_1/new/control_datapath_srcs/sim_1/new/control_datapath_srcs/sim_1/new/control_datapath_srcs/sim_1/new/control_datapath_srcs/sim_1/new/control_datapath_srcs/sim_1/new/control_datapath_srcs/sim_1/new/control_datapath_srcs/sim_1/new/control_datapath_srcs/sim_1/new/control_datapath_srcs/sim_1/new/control_datapath_srcs/sim_1/ne
Note: The output corresponds to expectation at test vector 8
Time: 205 ns Iteration: 0 Process: /control datapath tb/test process File: E:/York/Digital Design/Documents/Github/datapath standalone/datapath standalone.srcs/sim 1/new/control datapath
Note: The output corresponds to expectation at test vector 9
Time: 215 ns Iteration: 0 Process: /control datapath tb/test process File: E:/York/Digital Design/Documents/Github/datapath standalone/datapath standalone.srcs/sim 1/new/control da
Note: The output corresponds to expectation at test vector 10
Time: 225 ns Iteration: 0 Process: /control_datapath_tb/test_process File: E:/York/Digital_Design/Documents/Github/datapath_standalone.srcs/sim_1/new/control_da
Note: The output corresponds to expectation at test vector 11
Time: 235 ns Iteration: 0 Process: /control datapath tb/test process File: E:/York/Digital Design/Documents/Github/datapath standalone.srcs/sim 1/new/control da
relaunch sim: Time (s): cpu = 00:00:02; elapsed = 00:00:06. Memory (MB): peak = 734.383; gain = 10.426
save wave config {E:/York/Digital Design/Documents/Github/datapath standalone/datapath tb behav.wcfg}
 save wave config {E:/York/Digital Design/Documents/Github/datapath standalone/datapath tb behav.wcfg}
```


```
Start RTL Component Statistics
______
Detailed RTL Component Info :
+---Adders :
        2 Input 16 Bit Adders := 1
3 Input 16 Bit Adders := 1
2 Input 8 Bit Adders := 1
+---XORs :
        2 Input
                  16 Bit
                              XORs := 1
+---Registers :
                  32 Bit Registers := 1
                  16 Bit
                        Registers := 31
                  8 Bit Registers := 1
+---Muxes :
       14 Input 16 Bit
                            Muxes := 2
       2 Input 16 Bit
                            Muxes := 67
        2 Input
                 8 Bit
                            Muxes := 1
                 5 Bit
       2 Input
                            Muxes := 1
       21 Input 4 Bit
                          Muxes := 1
Muxes := 2
       2 Input
                  1 Bit
Finished RTL Component Statistics
_____
Start RTL Hierarchical Component Statistics
_____
Hierarchical RTL Component report
Module REG NBIT
Detailed RTL Component Info :
+---Registers :
                  32 Bit
                          Registers := 1
Module REG NBIT parameterized0
Detailed RTL Component Info :
+---Registers :
                   8 Bit
                          Registers := 1
Module control_logic
Detailed RTL Component Info :
+---Adders :
       2 Input
                 8 Bit
                            Adders := 1
+---Muxes :
        2 Input
                  8 Bit
                             Muxes := 1
        2 Input
                   5 Bit
                             Muxes := 1
       21 Input
                  4 Bit
                             Muxes := 1
Module ALU
Detailed RTL Component Info :
+---Adders :
                16 Bit
        2 Input
                           Adders := 1
        3 Input
                 16 Bit
                            Adders := 1
+---XORs :
                             XORs := 1
                  16 Bit
        2 Input
+---Muxes :
       14 Input
                  16 Bit
                             Muxes := 2
                  1 Bit
                              Muxes := 2
        2 Input
Module REG_NBIT__parameterized1
Detailed RTL Component Info :
+---Registers :
                  16 Bit Registers := 1
Module reg bank
Detailed RTL Component Info :
+---Muxes :
       2 Input 16 Bit Muxes := 64
```

### **Schematics screenshots:**

### **Top Module:**



#### **Control Unit:**




At the top right, the sequencer is placed, using summation in HDL has translated to two adders, beside from PC and IR registers the rest is just combinational logic as intended.

#### Part V: Memory subsystem and full Integration

The processor sees the memory subsystem as two separate elements: a 256x32 read-only memory for the instructions and a 512x16 read/write memory for the data (both word-addressable). The memory management unit (MMU) will allow the processor to work with a single-write/dual-read RAM.

The MMU will also allow the processor to interface with the external world using two *memorymapped I/O devices* (a pushbutton and an array of LEDs).

It is assumed that the program will not access memory locations outside the memory capacity (except the peripherals), addresses 0 to 63 will be used for the program (instruction memory), while addresses 64 to 127 will be used to store the data (data memory).



In the top module all of the components in architecture will be integrated and the following program will be loaded in the RAM for the purpose of testing the module partially:

Machine Language

MEM	Tabol	Instruction	Machine Language Binary	Hex
00	Laber	nop	000000000000000000000000000000000000000	00000000
01		loadi r15, h01F0	100001000000111110000000001111	8407C00F
02		br r15,=0,-1	110000000000111111111111100000	C007FDE0
03		addi r31, r0, h001F	0001100000000000111110000011111	18007C1F
0.4		add r1, r0, r0	000100000000000000000000000000000000000	10000001
05		inc r1, r1	001000000000000000000000000000000000000	20000021
06	L1	br r31, <0, +5 (L2)	11001100000000000000111111100000	CC0017E0
07	111	storr r1, r31	1001100000000000000011111100001	980003E1
08		inc r1, r1	001000000000000000000000000000000000000	20000021
09		dec r31, r31	00100100000000000000001111111111	240003FF
10		jmp -4 (L1)	110111000000011111110000000000000	DC07F000
11	L2	loadi r2, h0010	100001000000000001000000000000000000000	84004002
12	112	ori r30, r0, h0004	0101010000000000001000000011110	5400101E
13		loadr r3, r30	1000100000000000000001111000011	880003C3
14		loado r4, r30, 3	1000110000000000000111111000100	8C000FC4
15		xori r29, r0, hFFFF	010110111111111111111110000011101	5BFFFC1D
16		move r7, r0	100000000000000000000000000000111	80000007
17		andi r5, r29, h0010	0101000000000000000001110100101	500043A5
18	L3	andi r6, r4, h0001	01010000000000000000010010000110	500043A3
19	ПЭ	br r6, =0, +2 (L4)	110000000000000000000000000000000000000	C00008C0
20		add r7, r3, r7	0001000000000000001110001100111	10001C67
21	L4	shr r4, r4, 1	01100100000000000000010010000100	64000484
22		shl r3, r3, 1	011000000000000000000010001100011	60000463
23		dec r5, r5	00100100000000000000000010100101	240000A5
24		br r5, $\neq 0$ , -6 (L3)	11000100000001111110100010100000	C407E8A0
25		stori r7, 0	10010100000000000000000000000111	9400007
26		rol r7, r7, 9	011010000000000000010010011100111	680024E7
27		ror r7, r7, 3	01101100000000000000110011100111	6C000CE7
28		not r8, r7	010000000000000000000000011101000	400000E8
29		xor r8, r29, r8	01001100000000000010001110101000	4C0023A8
30		sub r9, r8, r7	0001010000000000001110100001001	14001D09
31		subi r10, r9, h0001	00011100000000000000010100101010	1C00052A
32		br r10, >0, +9 (Lx)	110100000000000000010010101000000	D0002540
33		br r10, $\geq$ 0, +8 (Lx)	110110000000000000000000000000000000000	D8002140
34		addi r11, r10, h0002	000110000000000000001001010111	1800094B
35		br r11, $\leq 0$ , +6 (Lx)	1101010000000000001100101100000	D4001960
36		or r12, r7, r11	01001000000000000010110011101100	48002CEC
37		storo r12, r0, 1	1001110000000000000001000001100	9C00040C
38		and r12, r12, r11	0100010000000000010110110001100	44002D8C
39		br r12, =1, +3 (Lok)	1100100000000000000110110000000	C8000D80
40		jmp +0	110111000000000000000000000000000000000	DC000000
41	Lx	jmp +0	110111000000000000000000000000000000000	DC000000
42	Lok	stori r7,h01F8	100101000000111111000000000111	9407E007
43		jmp +0	110111000000000000000000000000000000000	DC000000

#### VHDL Code for memory subsystem:

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.NUMERIC STD.ALL;
-- This module implements the Memory management unit for the CPU, it serves
-- as an interface between the processor and memory/IO, The virtual
-- addresses coming from control and processing unit get transformed to
-- physical addresses suitable for Memory, The required signals for
-- peripherals and memory are also generated
entity MMU is
    Port ( OEn : in STD LOGIC; -- The enable signal
                               -- that enables the
                               -- data to be written to
                               -- memory/IO from datapath
           IO_Data_i : in STD_LOGIC; -- The input data coming from IO, in
                                     -- this case Its a pushbutton
           MIA i : in STD LOGIC VECTOR (7 downto 0); -- the virtual
                                                      -- instruction
                                                      -- address, coming from
                                                      -- control unit
           MDA i : in STD LOGIC VECTOR (15 downto 0); -- The virtual data
                                                      -- address coming
                                                      -- from processing
                                                      -- unit
           PU Data i : in STD LOGIC VECTOR (15 downto 0); -- the data which
                                                          -- comes from
                                                          -- processing unit
           Mem Data i : in STD LOGIC VECTOR (31 downto 0); -- the data which
                                                           -- comes
                                                           -- from memory
           PU Data o : out STD LOGIC VECTOR (15 downto 0); -- the data which
                                                           -- goes to
                                                           -- processing unit
           MIA o : out STD LOGIC VECTOR (6 downto 0); -- the physical
                                                      -- instruction
                                                      -- address, going to
                                                      -- memory
           MDA o : out STD LOGIC VECTOR (6 downto 0); -- the physical data
                                                      -- address, going to
                                                      -- memory
           Mem Data o : out STD LOGIC VECTOR (31 downto 0); -- the data that
                                                            -- goes to
                                                            -- memory
           WE Mem : out STD LOGIC; -- write enable signal for memory
           WE IO : out STD LOGIC; -- write enable signal for I/O
                                   -- register (LEDs)
           IO Data o : out STD LOGIC VECTOR (15 downto 0)); -- The data
                                                             -- output to
                                                             -- IO
                                                             -- registers
end MMU;
```

```
architecture Behavioral of MMU is
signal Ext IO Data i : STD LOGIC VECTOR (15 downto 0); -- The input data
                                                       -- coming from IO,
                                                       -- in this case
                                                       -- a pushbutton,
                                                       -- extended
                                                       -- to 16 bits
begin
-- Extending the input data from pushbutton to 16 bits, compatible with CPU
Ext IO Data i(15 downto 1) <= (others => '0') ;
Ext_IO_Data_i(0) <= IO_Data_i;</pre>
-- First two MSBs of MIA i determine the page number, based on design we know
-- we only are going to use page 0 and it is loaded in memory in the physical
-- base address of 0x00, so the Fisrt two MSBs of MIA i is replaced by 0
MIA o <= '0' & MIA i(5 downto 0);
-- bits number 7 & 8 determine the page number for data, based on design we
-- know we only are going to use page 0 and it is loaded in memory
-- in the physical base address of 0x40,
-- first LSB bit of virtual address is going to select which half of data
-- returned by memory is our desired one and it doesn't affect the
-- the physical address generation
MDA o <= '1' & MDA i (6 downto 1);
-- since memory word differs from PU word, the first bit of virtual address
-- is going to select
-- which half of data returned by memory is our desired one
-- The x"01F0" is the address for Pushbutton IO register
                                     when (MDA i = x"01F0") else
PU Data o <= Ext IO Data i
             Mem Data i(15 \text{ downto } 0) when (MDA_i(0) = '0') else
             Mem Data i (31 downto 16) when (MDA i (0) = '1') else
             (others => 'U');
-- The bit eight of the MDA determines if we are writing to memory or
-- peripheral and the write enable signals are assigned according to that
WE Mem \leq OEn when (MDA i(8) = '0') else
          '0' when (MDA i(8) = '1') else
          'U';
WE_IO \leftarrow OEn when (MDA_i(8) = '1') else
         '0' when (MDA i(8) = '0') else
         'U';
IO Data o <= PU Data i;</pre>
```

```
-- Whenever there is a write, the memory reads the current value of that
-- address, first LSB of virtual address is going to select
-- which half of data should be replaced and written to

Mem_data_o <= (Mem_data_i(31 downto 16) & PU_data_i) when (MDA_i(0) = '0')

else

(PU_data_i & Mem_data_i(15 downto 0)) when (MDA_i(0) = '1')

else

(others => 'U');


end Behavioral;
```

#### VHDL code for testbench:

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.NUMERIC STD.ALL;
entity Processor tb is
end Processor tb;
architecture Behavioral of Processor tb is
constant clk period : time := 10ns;
signal clk : std_logic;
signal rst : std_logic;
signal LED output : STD LOGIC VECTOR (7 downto 0);
begin
UUT : entity work.Processor
   Port map (PB => PB,
            clk => clk,
            rst => rst,
            LED output => LED output
            );
-- Clock process
clk process :process
begin
 clk <= '0';
 wait for clk period/2;
 clk <= '1';
 wait for clk period/2;
end process;
-- The test strategy is to simply simulate pushing the pushbutton so the
-- execution of the instructions is continued in our program, other necessary
-- testing measures for synchronous circuits are also implemented
```

```
test process : process
begin
    -- wait 100 ns for global reset to finish
   wait for 100ns;
   wait until falling edge(clk); -- Clock Synchronization
    -- initializing inputs
    PB <= '0';
    rst <= '0';
    wait for clk period*1;
    -- resetting the module
    rst <= '1';
    wait for clk_period*1;
    rst <= '0';
    wait for clk period*5;
    -- Simulating pushing the button
    PB <= '1';
    wait for clk period*10;
   PB <= '0';
    wait for clk period*40;
    -- Middle reset
    rst <= '1';
   wait for clk period*1;
   rst <= '0';
    wait for clk_period*1;
    -- going through instructions again
    PB <= '1';
    wait for clk period*10;
    PB <= '0';
    wait;
end process;
end Behavioral;
```

### **Simulation screenshots:**



Name	Value		2,325 ns	2,330 ns	2,335 ns	2,340 ns	2,345 ns	2,350 ns	2,355 ns	2,360 ns	2,365 ns	2,370 ns
> 🔏 [7][15:0]	0						0					
> 🔏 [6][15:0]	0						0					
> 考 [5][15:0]	0						0					
> 考 [4][15:0]	0						0					
> 🔫 [3][15:0]	0						0					
> 🔫 [2][15:0]	16				0	)			k		16	
> 🔏 [1][15:0]	33		0				33	3				
> 🔏 [0][15:0]	0						0					
✓ 📜 MMU												
⅓ IO_Data_i	0											
¹ OEn	0											
> 🗃 MIA_i[7:0]	13	10		6	X	11	X	12	<b>X</b>	13	X	14
> 📑 MDA_i[15:0]	0004	fO		1000	X	ffff	X	0010	k	0	004	
> 🍕 PU_Data_i[15:0]	0						0					
> 🍕 Mem_Data_i[31:0]	1769500	0	20:	31,648	X	0	91	33056	<b>k</b>	176	59500	
Outputs												
> 3 PU_Data_o[15:0]	28	0		32	Х	0	Х	16	X		28	
> 🛂 MIA_o[6:0]	13	10		6	X	11	X	12	<b>k</b>	13	X	14
> 🛂 MDA_o[6:0]	42	7f		40	X	7 f	X	48	<b>k</b>		42	
> 嘴 Mem_Data_o[31:0]	1769472	◌	20:	31616	X	0	98	33040	<b>k</b>	170	59472	
₽ WE_Mem	0											
₽ WE_IO	0											
> 🛂 IO_Data_o[15:0]	00000000000000000						00000000	0000000				

Name	Value	3	,390 ns	3,395 ns	3,400 ns	3,405 ns	3,410 ns	3,415 ns	3,420 ns	3,425 ns	3,430 ns	3,435
Input												
₩ PB	0											
¼ clk	1											
₩ rst	0											
Output												
■ LED_output[7:0]	00000000						00000000					
Internal												
Control Unit												
> = PC_o[7:0]	12	2:	3	X	24	X	25	X	26	X	27	28
> 🥞 IR_o[31:0]	5400101e	2400	00a5	C40	7e8a0	94	000007	681	0024e7	60	:000ce7	40000
📜 Processing unit												
√ ¾ reg_bank:0][15:0]	-1,0,0,0,0,0,0,0,0,0,0,0,	-1,4,-1,0,0,	0,0,0,0,0,0	-1,4,	-1,0,0,0,0,0,0	,0,0,0,0,0,0,0	,1,0,0,0,0,0,0,	.0,700,0,0,0,0,	15,33,0	-1,4,-1,0,0	1,0,0,0,0,0,0	-1,40
> 考 [31][15:0]	-1						-1					
> 考 [30][15:0]	0						4					
> 🔏 [29][15:0]	0						-1					
> 考 [28][15:0]	0						0					
> 🔏 [27][15:0]	0						0					
> 🔏 [26][15:0]	0						0					
> 🔏 [25][15:0]	0						0					
> 🔏 [24][15:0]	0						0					
> 📲 [23][15:0]	0						0					
> 📲 [22][15:0]	0		·				0					
> 🔏 [21][15:0]	0						0					
	Λ.											

Name	Value	 3,390 ns	3,395 ns	3,400 ns	3,405 ns	3,410 ns	3,415 ns	3,420 ns	3,425 ns	3,430 ns	3,435
> 🔏 [7][15:0]	0				700					30725	44800
> 考 [6][15:0]	0					0					
> 🔏 [5][15:0]	0	1	X				0				
> 🔏 [4][15:0]	0					0					
> 🔻 [3][15:0]	0					0					
> 🔏 [2][15:0]	16					16					
> 🔏 [1][15:0]	33					33					
> 🔏 [0][15:0]	0					0					
i≡ MMU											
⅓ IO_Data_i	0										
⅓ OEn	0										
> 🔏 MIA_i[7:0]	13	24	X	25	X	26	X	27		28	29
> 🌃 MDA_i[15:0]	0004			0000			X	7805		af00	50f1
> 🌃 PU_Data_i[15:0]	0		0		χ	700	X		0		
> 3 Mem_Data_i[31:0]	1769500		2	031648			1	769500	21	032316	
Outputs											
> 3 PU_Data_o[15:0]	28			32			X	27	X	700	χο
> 🔏 MIA_o[6:0]	13	24	X	25	$^{\prime}$	26	X	27		28	29
> 🔏 MDA_o[6:0]	42			40			X	42		40	7f
> 🍯 Mem_Data_o[31:0]	1769472	2	031616		20:	32316	X	28	21	031616	
⅓ WE_Mem	0										
¼ WE_IO	0										
> 🔧 IO_Data_o[15:0]	0000000000000000	 00000	000000000		0000001	010111100	¥	00	00000000000000		

Name	Value	12 55	5 ns	13 560 ne	3,565 ns	3,570 ns	12 575 ne	12 500 ne	12 505 ne	12 590 ne	12 595 ne	13 600 ne
Input		3,55	5 ns	3,560 ns	3,365 HS	3,370 HS	3,575 ns	3,580 ns	3,585 ns	3,590 ns	3,595 ns	3,600 ns
₩ PB	0											
₩ clk	1									-		
₩ rst	0											_
Output												
> = LED_output[7:0]	00000000		000000	100	V			1010	1111			
Internal			000000	,,,,,	<u> </u>			101	1111			
✓ 📜 Control Unit												
> ■ PC_o[7:0]	12	39		12	<u> </u>				13			
> ■ IR_o[31:0]	5400101e	=		7e007	Ţ <u></u>				0000			
✓ 📜 Processing unit					1							
√ ■ reg_bank:0][15:0]	-1,0,0,0,0,0,0,0,0,0,0,0,0	-			-1,4,-1,0,0,	0,0,0,0,0,0,0,0,	0,0,0,0,1,0,0,	1,1,-1,0,-20736	,-20736,0,0,0,	.0,16,33,0		+
> 考 [31][15:0]	-1						-1					
> 🔏 [30][15:0]	0						4					
> 🔻 [29][15:0]	0						-1					
> 😽 [28][15:0]	0						0					
> 🔏 [27][15:0]	0						0					
> 考 [26][15:0]	0						0					
> 🔫 [25][15:0]	0						0					
> 🥞 [24][15:0]	0						0					
> 😽 [23][15:0]	0						0					
> 😽 [22][15:0]	0						0					
> 🔏 [21][15:0]	0						0					
✓ ≥ 1001/4E-01	^											

Name V	Value	la	3,555 ns	3,560 ns	3,565 ns	3,570 ns	3,575 ns	3,580 ns	3,585 ns	3,590 ns	3,595 ns	3,600 ns
> ➡ [7][15:0] 0	=	-	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,,,,,,	,,,,,,	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	4480		0,,000,112,	0,050,000	,,,,,	0,000,115
> 🔏 [6][15:0] 0	=						0					
> 🔻 [5][15:0] 0	=						0					
> 🔏 [4][15:0] 0	=						0					
> 🔏 [3][15:0] 0	=						0					
> 🐝 [2][15:0] 16	3						16					
> 🔏 [1][15:0] 33	3						33					
> 🔏 [0][15:0] 0	=						0					
✓ 📜 MMU												
⅓ IO_Data_i 0	_											
Ua OEn 0												
> ₹ MIA_i[7:0] 13	3	42 X					4	13				
> 🖥 MDA_i[15:0] 000	004	42 X	01	f8	<b></b>			00	00			
> 🥞 PU_Data_i[15:0] 0	_	οX	-20	736	<b></b>				)			
> 3 Mem_Data_i[31:0] 17	769500	<u>-</u> 0X						-1358	88260			
Outputs												
> 🛂 PU_Data_o[15:0] 28	3	- <b>-</b> X			<b></b>			71	0			
> ¾ MIA_o[6:0] 13	3 _	42 X					4	13				
> MDA_o[6:0] 42	2 -	42 X	7	e .	<b></b>			4	0			
> 🛂 Mem_Data_o[31:0] 17	_	700 X	448	:00	<b></b>			-1358	88960			
₩E_Mem 0	_											
₩E_IO 0	_											
> 🛂 IO_Data_o[15:0] 000	00000000000000000	∞X	10101111	00000000	k			00000000	00000000			
" Homon	-											


```
Start RTL Component Statistics
______
Detailed RTL Component Info :
+---Adders :
        2 Input 16 Bit Adders := 1
3 Input 16 Bit Adders := 1
2 Input 8 Bit Adders := 1
+---XORs :
        2 Input
                  16 Bit
                              XORs := 1
+---Registers :
                  32 Bit Registers := 1
                  16 Bit Registers := 32
                  8 Bit Registers := 1
+---Muxes :
        2 Input 32 Bit
                             Muxes := 1
       14 Input 16 Bit
                             Muxes := 2
        2 Input 16 Bit
                             Muxes := 69
        2 Input 8 Bit
                             Muxes := 1
                  5 Bit
                             Muxes := 1
        2 Input
                           Muxes := 1
Muxes := 3
                  4 Bit
       21 Input
       2 Input
                   1 Bit
Finished RTL Component Statistics
______
Start RTL Hierarchical Component Statistics
Hierarchical RTL Component report
Module REG NBIT
Detailed RTL Component Info :
+---Registers:
                           Registers := 1
                  32 Bit
Module REG NBIT parameterized0
Detailed RTL Component Info :
+---Registers :
                   8 Bit Registers := 1
Module control logic
Detailed RTL Component Info :
+---Adders :
    2 Input
                   8 Bit
                            Adders := 1
+---Muxes :
        2 Input
                  8 Bit
                             Muxes := 1
                   5 Bit
        2 Input
                             Muxes := 1
       21 Input
                   4 Bit
                              Muxes := 1
Module ALU
Detailed RTL Component Info :
+---Adders :
                           Adders := 1
        2 Input 16 Bit
3 Input 16 Bit
                            Adders := 1
+---XORs :
                              XORs := 1
       2 Input 16 Bit
+---Muxes :
       14 Input
                  16 Bit
                             Muxes := 2
        2 Input
                  1 Bit
                              Muxes := 2
Module REG_NBIT__parameterized1
Detailed RTL Component Info :
+---Registers :
                  16 Bit
                           Registers := 1
Module reg bank
Detailed RTL Component Info :
+---Muxes :
        2 Input 16 Bit
                             Muxes := 64
```

Module data\_path Detailed RTL Component Info : +---Muxes : 2 Input 16 Bit Muxes := 3 Module MMU Detailed RTL Component Info : +---Muxes : 2 Input 32 Bit Muxes := 1
2 Input 16 Bit Muxes := 2
2 Input 1 Bit Muxes := 1

Finished RTL Hierarchical Component Statistics


# **Schematics:**

### **Top Module:**




The modules are connected together as we intended.

### **Memory Management Unit:**



The conditional assignments are translated to muxes as we desired.

### **Memory Schematics:**



A RAM is inferred by synthesis tools from our behavioral code, as we intended.

# IO Register:

