Opcodes

ì	Opcode	Name	Action	Opcode	hitfield	S			
	Arithmetic Logic		, rectori	Орсоис	Dicticia				
		Add	rd=rs+rt	000000	rs	rt	rd	00000	100000
v		Add Immediate	rt=rs+imm	001000		rt	imn		
		Add Immediate Unsigned	rt=rs+imm	001001		rt	imn		
- 1		Add Unsigned	rd=rs+rt	000000		rt		00000	100001
		And	rd=rs&rt	000000	1	rt		00000	100100
٧.		And Immediate	rt=rs&imm	001100		rt	imn		200200
		Load Upper Immediate	rt=imm<<16	001111		rt	imn	_	
1		Nor	rd=~(rs rt)	000000		rt		00000	100111
•		Or	rd=rs rt	000000	1	rt		00000	100101
v		Or Immediate	rt=rs imm	001101		rt	imn		
		Set On Less Than	rd=rs <rt< td=""><td>000000</td><td></td><td>rt</td><td>_</td><td>00000</td><td>101010</td></rt<>	000000		rt	_	00000	101010
		Set On Less Than Immediate	rt=rs <imm< td=""><td>001010</td><td></td><td>rt</td><td>imn</td><td></td><td></td></imm<>	001010		rt	imn		
. /		Set On < Immediate Unsigned		001011		rt	imn		
V.		Set On Less Than Unsigned	rd=rs <rt< td=""><td>000000</td><td></td><td>rt</td><td>-</td><td>00000</td><td>101011</td></rt<>	000000		rt	-	00000	101011
v		Subtract	rd=rs-rt	000000		rt		00000	100010
•		Subtract Unsigned	rd=rs-rt	000000		rt		00000	100010
•		Exclusive Or	rd=rs^rt	000000	1	rt		00000	100110
•		Exclusive Or Immediate	rt=rs^imm	001110		rt	imn		100110
- 1	Shifter	Exclusive of Immediate	•	001110	li S	1.0		<u> </u>	
	•	Shift Left Logical	rd=rt< <sa< td=""><td>000000</td><td>rc</td><td>rt</td><td>rd</td><td>sa</td><td>000000</td></sa<>	000000	rc	rt	rd	sa	000000
	1	Shift Left Logical Variable	rd=rt< <rs< td=""><td>000000</td><td>1</td><td>rt</td><td></td><td>00000</td><td>000100</td></rs<>	000000	1	rt		00000	000100
- 1		Shift Right Arithmetic	rd=rt>>sa	000000				sa	000011
•		Shift Right Arithmetic Variable		000000		rt		00000	000011
1		Shift Right Logical	rd=rt>>sa	000000		rt		sa	000011
•		Shift Right Logical Variable	rd=rt>>rs	000000		rt		00000	000110
•	Multiply	Silit Right Logical Variable	u = 10 / 13	000000	l 3	· · ·	ļi u	00000	000110
		Divide	HI=rs%rt; LO=rs/rt	000000	rc	rt	nnn	0000000	011010
	1	Divide Unsigned	HI=rs%rt; LO=rs/rt	000000		rt	_	0000000	
		Move From HI	rd=HI	000000	-		-	00000	010000
		Move From LO	rd=LO	000000	1		-	00000	010000
		Move To HI	HI=rs	000000	1			000000	010010
		Move To LO	LO=rs	000000	1				010001
			HI,LO=rs*rt	000000	1			0000000	
		Multiply Multiply Unsigned	HI,LO=rs*rt	000000	1	rt	i -	0000000	
- 1	MULTU rs,rt Branch	Multiply offsigned	III,LO-IS II	000000	IS	ĮΙC	JUUU	0000000	011001
		Branch On Equal	if(rs==rt) pc+=offset*4	000100	rc	rt	offs	ot	
		Branch On >= 0	if(rs>=0) pc+=offset*4	000100		00001			
- 3		Branch On >= 0 And Link	r31=pc; if(rs>=0) pc+=offset*4			10001	-		
		Branch On > 0	if(rs>0) pc+=offset*4	000001	1	00000	-		
			if(rs<=0) pc+=offset*4			00000	-		
		Branch On	if(rs<0) pc+=offset*4	000110	1	-	_		
		Branch On < 0 Branch On < 0 And Link	r31=pc; if(rs<0) pc+=offset*4	000001	1	10000	-		
		I i				1	-		
\/		Branch On Not Equal	if(rs!=rt) pc+=offset*4	000101	1	rt	offs	et	001101
- 1		Breakpoint	epc=pc; pc=0x3c	000000					001101
		Jump And Link	pc=pc_upper (target<<2)	000011					
/		Jump And Link Register	r31=pc; pc=target<<2	000011		00000	لد س	00000	001001
	IALKIS	Jump And Link Register	rd=pc; pc=rs	000000	i -	i		00000	001001
1		llumn Dogictor		000000	115	UUUUU	$\sigma \sigma \sigma \sigma$	0000000	OOTOO
	JR rs	Jump Register	pc=rs				_		0000
1	JR rs MFC0 rt,rd	Move From Coprocessor	rt=CPR[0,rd]	010000	00000	rt	rd	0000000	
111	JR rs MFC0 rt,rd MTC0 rt,rd			010000 010000	00000 00100	rt rt	rd rd		

LB rt,offset(rs)	Load Byte	rt=*(char*)(offset+rs)	100000 rs	rt	offset
LBU rt,offset(rs)	Load Byte Unsigned	rt=*(Uchar*)(offset+rs)	100100 rs	rt	offset
LH rt,offset(rs)	Load Halfword	rt=*(short*)(offset+rs)	100001 rs	rt	offset
LBU rt,offset(rs)	Load Halfword Unsigned	rt=*(Ushort*)(offset+rs)	100101 rs	rt	offset
LW rt,offset(rs)	Load Word	rt=*(int*)(offset+rs)	100011 rs	rt	offset
SB rt,offset(rs)	Store Byte	*(char*)(offset+rs)=rt	101000 rs	rt	offset
SH rt,offset(rs)	Store Halfword	*(short*)(offset+rs)=rt	101001 rs	rt	offset
SW rt,offset(rs)	Store Word	*(int*)(offset+rs)=rt	101011 rs	rt	offset

Notes: The immediate values are normally sign extended.

Compiler Register Usage

Register	Name	Function
R0	zero	Always contains 0
R1	at	Assembler temporary
R2-R3	v0-v1	Function return value
R4-R7	a0-a3	Function parameters
R8-R15	t0-t7	Function temporary values
R16-R23	s0-s7	Saved registers across function calls
R24-R25	t8-t9	Function temporary values
R26-R27	k0-k1	Reserved for interrupt handler
R28	gp	Global pointer
R29	sp	Stack Pointer
R30	s8	Saved register across function calls
R31	ra	Return address from function call
HI-LO	lo-hi	Multiplication/division results
PC	Program Counter	Points at 8 bytes past current instruction
EPC	ерс	Exception program counter return address

Branch Delay Slot