


## RISC-V Single-Cycle Data-Path



## RISC-V Multi-Cycle Data-Path



## RISC-V Multi-Cycle Controller (Hardwired)



Datapath µOp

Fetch Instr ←Mem[PC]; PC ← PC+4

 $\begin{array}{ll} \textbf{Decode} & \textbf{ALUOut} \leftarrow \textbf{PCTarget} \\ \textbf{MemAdr} & \textbf{ALUOut} \leftarrow \textbf{rs1} + \textbf{imm} \\ \textbf{MemRead} & \textbf{Data} \leftarrow \textbf{Mem[ALUOut]} \\ \end{array}$ 

MemWB rd ← Data

 MemWrite
 Mem[ALUOut] ← rd

 ExecuteR
 ALUOut ← rs1oprs2

 Executel
 ALUOut ← rs1opimm

**ALUWB**  $rd \leftarrow ALUOut$ 

BEQ ALUResult = rs1-rs2; if Zero, PC = ALUOut

PC = ALUOut; ALUOut = PC+4