




# RISC-V Single-Cycle Data-Path



# RISC-V Multi-Cycle Data-Path



# RISC-V Multi-Cycle Controller (Hardwired)



## State

Fetch

Decode

MemAdr

MemRead

MemWB

ExecuteR

ExecuteI

ALUWB

BEQ

JAL

## Datapath $\mu$ Op

Instr  $\leftarrow$  Mem[PC]; PC  $\leftarrow$  PC+4

ALUOut  $\leftarrow$  PCTarget

ALUOut  $\leftarrow$  rs1 + imm

Data  $\leftarrow$  Mem[ALUOut]

rd  $\leftarrow$  Data

Mem[ALUOut]  $\leftarrow$  rd

ALUOut  $\leftarrow$  rs1oprs2

ALUOut  $\leftarrow$  rs1opimm

rd  $\leftarrow$  ALUOut

ALUResult = rs1-rs2; if Zero, PC = ALUOut

PC = ALUOut; ALUOut = PC+4