
# Computer Assignment 2

# **RISC-V Processor**

Multi Cycle Approach

December 12, 2024



Bardia Amirian | 810101605 Amirreza Nadi Chaghadari | 810101538 Digital Systems 2

Dr. Safari

## **Table of Contents**

Problem Description	1
Instruction Formats	2
R-Type Instructions	2
Instruction format	2
Instruction Execution Table	2
I-Type Instructions	3
Instruction format	3
Instruction Execution Table	3
S-Type Instructions	4
Instruction format	4
Instruction Execution Table	4
J-Type Instructions	5
Instruction format	5
Instruction Execution Table	5
B-Type Instructions	6
Instruction format	6
Instruction Execution Table	6
U-Type Instructions	7
Instruction format	7
Instruction Execution Table	7
Datapath Design	8
Abstract Block Diagram	8
Designing Components	9
Comparing with Previous Assignment	9
ALU	9
Control Unit	10
ALU Controller	11

PC Controller	13
Main Control Unit	14
Overall Description.	14
State Diagram	16
Testing and Verification	17
Writing Assembly Code	17
Generating RISC-V Machine Code	19
Testbench and Results	21

# **Table of Figures**

Figure 1. Datapath Abstract Block Diagram	8
Figure 2. ALU Verilog Description	9
Figure 3. ALU Controller Verilog Description	12
Figure 4. PC Controller Verilog Description	13
Figure 5. Main Control Unit State Diagram	16
Figure 6. Minimum Finder Code in C language	17
Figure 7. Assembly-Friendly Minimum Finder Code	17
Figure 8. Assembly Code for Minimum Finder	18
Figure 9. Assembly and Machine Code	19
Figure 10. Top Module Testbench	21
Figure 11. Register File Waveforms	22
Figure 12. Memory Waveforms	22
Table of Tables  Table 1. T-Type Instruction Format	2
Table 2. R-Type Instruction Execution Table	
Table 3. I-Type Instruction Format	
Table 4. I-Type Instruction Execution Table	
Table 5. S-Type Instruction Format	
Table 6. S-Type Instruction Execution Table	4
Table 7. J-Type Instruction Format	
Table 8. J-Type Instruction Execution Table	5
Table 9. B-Type Instruction Format	6
Table 10. B-Type Instruction Execution Table	6
Table 11. U-Type Instruction format	7
Table 12. U-Type Instruction Execution Table	
Table 13. ALU Operation Table	9
Table 14. ALU Controller Functionality Table	11
Table 15. Main Control Unit Tabular Explanation	14

### **Problem Description**

We are to design a simplified version of the RISC-V processor, using multi-cycle approach. It means that different instructions will take different numbers of clock cycles to execute, but the clock itself can become faster. Here is the list of instructions we are expected to implement:

**R-Type<sup>1</sup>:** add, sub, and, or, slt

I-Type<sup>2</sup>: lw, addi, xori, ori, slti, jalr

S-Type<sup>3</sup>: sw

J-Type<sup>4</sup>: jal

**B-Type<sup>5</sup>:** beq, bne

U-Type<sup>6</sup>: lui

Each of these instructions have their own format, thus requiring the datapath to include appropriate paths for the data to flow accordingly.

Once we designed the processor, we are to test it by running a code on it which searches for the minimum of an array with 10 elements.

<sup>&</sup>lt;sup>1</sup> Register Type

<sup>&</sup>lt;sup>2</sup> Immediate Type

<sup>&</sup>lt;sup>3</sup> Store Type

<sup>&</sup>lt;sup>4</sup> Jump Type

<sup>&</sup>lt;sup>5</sup> Branch Type

<sup>&</sup>lt;sup>6</sup> Upper Type

### **Instruction Formats**

### **R-Type Instructions**

#### **Instruction format**

Luckily, all R-Type instructions we are to implement are well-defined and are almost the same. The only thing that differs between them is what the ALU<sup>7</sup> does with its inputs. the overall form of these instructions looks like this:

Table 1. T-Type Instruction Format

31	25	24	20	19	15	14	12	11	7	6		0
	$f_7$	$r_{s2}$	2	$r_{s}$	[	1	$f_3$	$r_{d}$		(	OPC	

Table 2. R-Type Instruction Execution Table

add	$r_d = r_{s1} + r_{s2}$
sub	$r_d = r_{s1} - r_{s2}$
and	$r_d = r_{s1} \& r_{s2}$ (bitwise)
or	$r_d = r_{s1} \mid r_{s2} \text{ (bitwise)}$
slt	$r_d = r_{s1} < r_{s2} ? 1 : 0$

<sup>&</sup>lt;sup>7</sup> Arithmetic-Logic Unit (ALU): The part that handles arithmetic and logical calculations.

### **I-Type Instructions**

#### **Instruction format**

Immediate type instructions of this computer assignments have 3 types:

- 1. The arithmetic type which includes addi, ori, xori, and slti
- 2. Loading type which includes lw
- 3. Jumping type which includes jalr

Table 3. I-Type Instruction Format




Table 4. I-Type Instruction Execution Table

addi	$r_d = r_{s1} + Imm$ (Sign-Extended)
ori	$r_d = r_{s1} \mid Imm \text{ (Sign-Extended)}$
xori	$r_d = r_{s1} \oplus Imm$ (Sign-Extended)
slti	$r_d = r_{s1} < Imm ? 1 : 0 $ (Sign-Extended)
1w	$r_d = Mem^9[r_{s1} + Imm]$ (Signed-Extended)
.1.	$r_d = pc + 4$
jalr	$pc = r_s + Imm$ (Signed-Extended)

<sup>&</sup>lt;sup>8</sup> Immediate

<sup>&</sup>lt;sup>9</sup> Memory

### **S-Type Instructions**

### **Instruction format**

This assignment includes only one S-Type instruction, sw.

Table 5. S-Type Instruction Format

31	25	24	20	19	15	14	12	11	7	6		0
Imm[	11:5]		$r_{s2}$		$r_{s1}$		$f_3$	111	nm[4:0]		OPC	

Table 6. S-Type Instruction Execution Table

$Mem[r_{s1} + Imm] = r_{s2}$ (Sign-Extended)	
--	--

### **J-Type Instructions**

#### **Instruction format**

This assignment includes only one J-Type instruction: jal

Table 7. J-Type Instruction Format

31	25	24	20	19	15	14	12	11	7	6		0
		Imm[20,	10:	1, 11, 19	9:12]				$r_{d}$		OPC	

The first thing to be noticed here, is how the immediate part contains bits 20:1, and not 19:0. This is because the value must be an integer coefficient of 4, meaning that its least significant 2 bits must be 0. Due to the weird choice made by the developers of RISC-V processor, the first one is ignored, but the second one must be included to avoid address exception! Therefore, the immediate could be interpreted like this:

$$Imm = \{Offset[20:2], 1'b0\}$$

There is also the weird format of giving the immediate, but it was another one of RISC-V processor's developers' choices we need to follow.

There is one more thing to be discussed here. If we do not specify  $r_{d}$ , the default value will be ra. But, this is not the concern of this assignment, since we are not implementing an assembler.

Table 8. J-Type Instruction Execution Table

$$r_d = pc + 4$$
jal
$$pc = pc + Imm \text{ (Signed-Extended)}$$

### **B-Type Instructions**

### **Instruction format**

There are 2 branch instructions we are expected to implement: bne and beq. They both have this structure

Table 9. B-Type Instruction Format



What is to be noticed here (again!), is the weird format of the immediate. It is not saved consecutively, and does not end with 0. It has a formula like this:

$$Imm = \{Offset[12:2], 1'b0\}$$

Table 10. B-Type Instruction Execution Table

beq	$pc = r_{s1} == r_{s2} ? pc + Imm : pc + 4$
bne	$pc = r_{s1} \sim = r_{s2} ? pc + Imm : pc + 4$

### **U-Type Instructions**

### **Instruction format**

This assignment includes only one U-Type instruction: lui

Table 11. U-Type Instruction format

31	25 24	20 19	15 14	12	11 7	6 0
		Imm[19:0]			$r_{\rm d}$	OPC

### **Instruction Execution Table**

Table 12. U-Type Instruction Execution Table

lui	$r_d = \{Imm, 12'H000\}$ (Signed-Extended)
-----	--

With these tables at hand, we can design the datapath.

### **Datapath Design**

### **Abstract Block Diagram**

The idea here is to reuse the same hardware to handle different things in the cycle of executing each instruction. For example, when "LW" is being executed, the ALU can be used to calculate the next value of program counter, aka. PC, and calculate the address where the data is. In order to achieve this, we need to save anything that may be of use, before altering it.

Here's how the datapath would look like:




Figure 1. Datapath Abstract Block Diagram

The "clocked" rectangles are the registers mentioned earlier<sup>10</sup>. Some of them have direct impact on logic of multi-cycle approach, meaning that removing them would result in design failure. Others are just there to shorten the critical path delay, allowing higher clock frequencies.

<sup>&</sup>lt;sup>10</sup> The program counter is also a simple register in theory, but we decided to give it a separate identity due to its importance.

### **Designing Components**

### **Comparing with Previous Assignment**

The components used in this computer assignments are the same as the previous one. The only thing we altered was the ALU.

#### **ALU**

The new ALU operation table looks like this:

**Operation Code** Operation Code Parameter Operation 000 **ADD** S = A + B001 **SUB** S = A - B010 S = A & BAND 011 OR S = A|B100 S = A < B ? 1 : 0**SLT** 101  $S = A^B$ **XOR** 110 **PASS** S = B

Table 13. ALU Operation Table

Adding "PASS" operation makes the "LUI" instruction easily executable. As for the implementation, the Verilog description of this new ALU looks like this:

Figure 2. ALU Verilog Description

### **Control Unit**

We decided to change the control unit entirely, since we had the chance to redesign the whole thing. We partitioned the controller into 3 major parts:

- ALU Controller: Decides what the ALU does, based on what the Main Controller tells it.
- PC Controller: Decides when to update the program counter, based on what the Main Controller tells it.
- Main Controller: Handles the overall course of actions, including what the other two parts do

The detailed explanation of each partition is given in the next pages.

#### **ALU Controller**

We use the ALU to handle every arithmetic and logic operation we do. Sometimes, the operation is defined by "f3" and "f7". But, sometimes it has no dependency on them. For example, we use the ALU to calculate the next value of PC. This happens in the flow of each and every instruction's execution, and has no dependency on anything. So, the ALU's function is predetermined in some situations, but depends on the "f3" and "f7" in other ones.

The Main Control unit handles these situations. It determines when the ALU must do an operation without checking "f3" and "f7", and when the operation depends on them. But, it does not handle the dependency of the operation on "f3" and "f7". For example, if an R-Type instruction is being executed, the ALU must act based of "f3" and "f7", but the Main Controller only tells that it must check these signals and does not specify which operation to perform. That's where the ALU Controller comes in. The ALU Controller checks the Main Controller's output. If it determines the operation, the ALU controller follows. Otherwise, it decides the operation based of "f3" and "f7".

The table of ALU Controller's functionality looks like this:

ALUOp	f3, f7	ALU Operation
00	-	ADD
01	-	SUB
10	ADD	ADD
	SUB	SUB
	AND	AND
	OR	OR
	SLT	SLT
	XOR	XOR
11	_	PASS

Table 14. ALU Controller Functionality Table

Here' ALUOp is the output of the Main Controller, it's how it controls ALU Controller's actions. ALU Operation is what the ALU does, and must be controlled by the ALU Controller.

The Verilog Description of the ALU Controller is shown in the next page.

Figure 3. ALU Controller Verilog Description

```
module ALU Controller (ALUOp, OpCode, f3, f7, AI
                 input [1:0] ALUOp;
                 input [2:0] f3;
                 input [6:0] f7;
                 input [6:0] OpCode;
                output [2:0] ALUControl;
reg [2:0] ALUControl_temp;
                 assign ALUControl = ALUControl_temp;
                 parameter [2:0] ADD = 3'b000,
                                         SUB = 3'b001,
13
                                         OR = 3'b011,
                                         SLT = 3'b100,
                                          XOR = 3'b101,
                                         PASS= 3'b110:
18
                 parameter [1:0] ADD_OP
19
                                         SUB OP
                                                         = 2'b01,
                                         CHECK_F_OP = 2'b10,
21
                                         PASS_OP = 2'b11;
24
25
                                         SUB OPC =
                                                           7'd51,
                                         AND_OPC =
                                         OR_OPC =
SLT OPC =
26
                                                           7'd51,
                                                            7'd51,
27
                                         LW_OPC =
                                         ADDI_OPC =
XORI_OPC =
29
30
                                                           7'd19.
                                                           7'd19,
31
                                         ORI_OPC =
                                                           7'd19,
                                         SLTI_OPC =
JALR_OPC =
                                                           7'd19.
34
                                         SW OPC =
                                         JAL OPC =
                                                            7'd111,
                                                           7'd99,
7'd99,
                                         BEQ_OPC =
                                         BNE OPC =
                                         LUI_OPC =
39
40
                 parameter [2:0] ADD F3 =
                                         AND F3 =
                                                            3'd7.
                                         OR_F3 =
                                                            3'd6,
                                         SLT_F3 =
                                                            3'd2,
                                         LW F3 =
                                         ADDI_F3 =
47
                                         XORI F3 =
                                                            3'd4.
48
                                         ORI F3 =
                                                            3'd6,
                                          SLTI_F3 =
                                         JALR F3 =
                                          SW_F3 =
                                                            3'd0,
52
                                         BEQ_F3 =
                                                            3'd1;
                                         BNE F3 =
                 parameter [6:0] ADD F7 =
                                                            7'd0.
                                                            7'd32,
56
                                         SUB_F7 =
                                         AND_F7 =
                                                           7'd0,
                                                            7'd0,
                                         OR F7 =
60
                 always @(ALUOp, f3, f7) begin
                       ALUControl_temp = ADD;
63
                       case (ALUOp)
                             ADD_OP: begin ALUControl_temp = ADD; end
65
                             SUB_OP: begin ALUControl_temp = SUB; end
                             PASS_OP:begin ALUControl_temp = PASS; end
66
                                   if ( (OpCode == ADD_OPC) & (f3 == ADD_F3) & (f7 == ADD_F7) ) begin ALUControl_temp = ADD ; end else if ( (OpCode == SUB_OPC) & (f3 == SUB_F3) & (f7 == SUB_F7) ) begin ALUControl_temp = SUB ; end else if ( (OpCode == AND_OPC) & (f3 == AND_F3) & (f7 == AND_F7) ) begin ALUControl_temp = AND ; end
69
                                   else if ( (OpCode == AND_CFC) & (13 == AND_FC) & (17 == AND_FC) / ( ) begin ALUCONTOL_temp = OR ; end else if ( (OpCode == SLT_OPC) & (f3 == SLT_F3) & (f7 == SLT_F7) ) begin ALUCONTOL_temp = SLT ; end
                                                                    IM_OPC) & (f3 == IM_F3) ) begin ALUControl_temp = ADD ; end
ADDI_OPC) & (f3 == ADDI_F3) ) begin ALUControl_temp = ADD ; end
XORI_OPC) & (f3 == XORI_F3) ) begin ALUControl_temp = XOR ; end
                                   else if ( (OpCode ==
else if ( (OpCode ==
                                                   (OpCode ==
                                                                    ORI_OPC) & (f3 == ORI_F3) ) begin ALUControl_temp = OR; end
SLTI_OPC) & (f3 == SLTI_F3) ) begin ALUControl_temp = SLT; end
JALR_OPC) & (f3 == JALR_F3) ) begin ALUControl_temp = ADD; end
SW_OPC) & (f3 == SW_F3) ) begin ALUControl_temp = ADD; end
                                   else if ( (OpCode ==
                                    else if ( (OpCode ==
                                                                    JAL_OPC) ) begin ALUControl_temp = ADD ; end
                                   else if ( (OpCode == BEO_OPC) & (f3 == BEO_F3) ) begin ALUControl temp = SUB ; end
else if ( (OpCode == BNE_OPC) & (f3 == BNE_F3) ) begin ALUControl_temp = SUB ; end
else if ( (OpCode == LUI_OPC) ) begin ALUControl_temp = PASS ; end
83
          endmodule
```

#### **PC Controller**

There are three scenarios where the program counter needs to be updated:

- Going to the next instruction, located at the next memory word
- Jumping to a given address
- Branching from an instruction to somewhere else

This begs the need for a hardware that governs the PC, but responds to the Main Control unit itself. Here's a functional description for the PC controller:

Program counter gets updated if:

- 1. The address "PC+4" is calculated
- 2. The jumping address (for JAL, JAKR, etc.) is calculated
- 3. The current instruction is branch type, and the branch condition is met

Here's the Verilog description of this hardware:

Figure 4. PC Controller Verilog Description

```
90
       module PCController(PCUpdate, ZERO, BrEQ, BrNE, PCWrite);
 91
           input PCUpdate;
92
           input ZERO;
           input BrEQ, BrNE;
93
           output PCWrite;
94
95
           reg PCWrite temp;
96
           assign PCWrite = PCWrite temp;
97
           always @ (PCUpdate, ZERO, BrEQ, BrNE) begin
98
99
               PCWrite temp = 1'b0;
               100
101
               else if(BrEQ)    PCWrite temp = ZERO ? 1'b1 : 1'b0;
               else if(BrNE) PCWrite temp = ZERO ? 1'b0 : 1'b1;
102
103
           end
104
        endmodule
```

Signals "BrEQ", "BrNE", and "PCUpdate" come from the Main Control unit. They tell this hardware when to check the branch condition, when to jump directly, and when not to do anything. "PCWrite" is the module's output, and gets connected to PC's load-enable input.

#### **Main Control Unit**

### **Overall Description**

So far, all we have done has been combinational. But, things change from this point on. We need to design a **Finite State Machine**, aka, **FSM**, to handle the execution of different instructions. This state machine must handle the flow of data through the datapath, by governing its control signals, it also must control the other two parts of the controller.

In order to design the controller, we need to have a step-by-step algorithm, fully describing what needs to happen in order for an instruction to execute. Here's that algorithm.

Table 15. Main Control Unit Tabular Explanation

	Fetch the instruction	
P. Tymo	Decode the instruction and get operands	
R-Type	Calculate the results	
	Write back the results	
I-Type (LW and JALR excluded)	Fetch the instruction	
	Decode the instruction and get operands	
	and the immediate value	
	Calculate the results	
	Write back the results	
S-Type	Fetch the instruction	
	Decode the instruction and get operands	
	Calculate memory address	
	Store the operand in the memory	
	Fetch the instruction	
I Typo	Decode the instruction and get operands	
J-Type	update PC and calculate return address	
	Write return address back to register file	
	Fetch the instruction	
B-Type	Decode the instruction and get operands	
	update PC if branch condition is met	
	Fetch the instruction	
	Decode the instruction and get operands	
U-Type	Calculate the immediate and "PASS" it	
	through the ALU	
	Write the results back at register file	

LW	Fetch the instruction
	Decode the instruction and get operands
	Calculate memory address
	Read from the memory
	Write the results back to the register
	file, from the memory path
JALR	Fetch the instruction
	Decode the instruction and get operands
	Calculate next PC
	Update the PC and calculate return
	address
	Write the return address back to
	register file

Now it is easy to implement the FSM. Also, a quick glance at the table shows that some of these steps are common between different instructions, making it possible to share the states between different instructions!

### **State Diagram**

The state diagram for this controller looks like this:




Figure 5. Main Control Unit State Diagram

All there is left at this point, is to describe this in Verilog. Since the description was way too big (240 lines of code, give or take), we did not include it in the report.

### **Testing and Verification**

### **Writing Assembly Code**

We were asked to test the processor we implemented with a piece of code that searches an array of 10 integers for its minimum value. Here's how it's done in C programming language:

Figure 6. Minimum Finder Code in C language

Since we are to implement this in assembly language afterwards, we could change a thing or two to make the conversion easier. Here's the new code, written in a format between assembly and C:

Figure 7. Assembly-Friendly Minimum Finder Code

Now this can be easily turned into assembly code. We assumed that the array's first element is located at mem[0x5b0], since that is what we did for this course's second homework to make it compatible with the introduced website. Also, we chose our registers according to the table at the next page.

Register	Purpose	Register Number $(X_i)$
$S_2$	Reading data from memory (temp)	$X_{18}$
$S_1$	Saving i	$X_9$
$S_0$	Saving minimum	$X_8$
$t_1$	Saving SLT comparisons' results	$X_6$

Now we can easily write the assembly code for this.

Figure 8. Assembly Code for Minimum Finder

```
s0, 0x5b0 (zero)
                                      # minElement = mem[0x5b0] (initialize with the first element)
          add s1, zero, zero
                                      # i = 0
      Loop:
          addi s1, s1, 4
                                     # i += 4
          slti t1, s1, 40
                                     # check if 10 elements are traversed (40 = 4 * 10)
          beq t1, zero, EndLoop
                                    # if 10 elements are traversed, jump to EndLoop
          lw s2, 0x5b0(s1)
                                     # element = mem(i)
           slt t1, s2, s0
                                     # check if element is smaller than minElement
                                     # if element is not smaller than minElement, jump to Loop
9
          beq t1, zero, Loop
10
                                     # minElement = element
          add s0, s2, zero
11
12
          jal zero, Loop
                                           # jump to Loop
      EndLoop:
13
                                      # mem[2000] = minElement
14
        sw s0, 0x5ac(zero)
15
      TRAP:
16
          jal zero, TRAP
```

All there is left to do is generate machine code from this and fill the memory with. Note that since the multi-cycle approach is built on hardware reuse and small combinational paths, we have to merge the data memory and the instructions memory, thus having a single memory. This leads to having one memory file, and we need to make sure the data is written in a place that has no overlap with the instructions.

#### **Generating RISC-V Machine Code**

Figure 9. Assembly and Machine Code

```
//0x5b002403
             s0, 0x5b0(zero)
 2
                                     //0x000004b3
        add
             s1, zero, zero
 3
    Loop:
 4
        addi s1, s1, 4
                                     //0x00448493
 5
        slti t1, s1, 40
                                     //0x0284a313
        beg t1, zero, EndLoop
 6
                                     //0x00030c63
 7
        1w 	 s2, 0x5b0(s1)
                                     //0x5b04a903
        slt t1, s2, s0
 8
                                     //0x00892333
 9
       beg t1, zero, Loop
                                     //0xfe0306e3
        add s0, s2, zero
10
                                     //0x00090433
11
12
                                     //0xfe5ff06f
        jal zero, Loop
13
    EndLoop:
       sw s0, 0x5ac(zero)
                                     //0x5a802623
14
15
     TRAP:
16
                                     //0x0000006f
       jal zero TRAP
```

The assembly codes are translated to RISC-V machine language in Hex (the related hex instruction of each line of the assembly code is shown in Figure 10).

To be written in the instruction memory, each hex instruction is first separated into four 2-digit hex numbers, and then written upside down (the 2 least significant hex digits first) in the instruction memory.

For example, the hexadecimal instruction 0x5ba40903 is written in the memory file like this:

03

09

A4

5B

This reversing is needed for the instructions to be properly read from the memory (2 most significant hex digits first).

We also did this reversing for data to be stored in the data memory. The data we used is this array:

#### **Testbench and Results**

We used this testbench to test the code:

Figure 10. Top Module Testbench

```
115
        module RISC V TB();
116
117
            reg clk,rst;
118
119
            RISC V UUT (clk, rst);
120
121
            initial begin clk = 1; rst = 1; #25 rst = 1'b0; end
122
            always #5 clk = ~clk;
123
            initial begin #2610 $stop; end
124
125
        endmodule
```

What is directly to be objected here, is the fact that we have waited a lot longer than before for the results to get ready. The answer is, we did not design these testbenches<sup>11</sup> to be compared to each other. For the comparison to be possible, we need to synthesize both modules in the same technology boundaries, extract the delay values, and clock them both to their maximum allowed frequency and see which is faster. Anyway, the results of this testbench are represented in the next page.

<sup>&</sup>lt;sup>11</sup> This testbench, and the one for single-cycle processor of the previous computer assignment

| Mags |

Figure 11. Register File Waveforms

The value of the 8<sup>th</sup> register becomes -145, and stays the same for the rest of the testbench, since this is the minimum value.




Figure 12. Memory Waveforms

The results were also written on the memory, as can be seen in the assembly code. This waveform confirms that aspect as well.

THE END